jevinskie / riscv-smol-linux-kernelLinks
Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
☆24Updated 3 years ago
Alternatives and similar repositories for riscv-smol-linux-kernel
Users that are interested in riscv-smol-linux-kernel are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- A design for TinyTapeout☆18Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- UPduino☆27Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago