Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
☆24Oct 13, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-smol-linux-kernel
Users that are interested in riscv-smol-linux-kernel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- ☆14Mar 21, 2022Updated 4 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 11, 2026Updated 2 weeks ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆15May 17, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- A C++ Front-end based on LLVM's clang.☆20Feb 16, 2025Updated last year
- ☆16Apr 21, 2022Updated 4 years ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 8 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- A circuit board development environment driven by Forth.☆12Dec 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- Updated Plan9 cross compilers (for OSX and Linux) including RISC V target☆20Sep 2, 2020Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆21May 19, 2026Updated last week
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- Better barebox. Support AR9331, AR9344 and more...☆14May 20, 2018Updated 8 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆64Nov 5, 2021Updated 4 years ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 8 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆76Sep 14, 2025Updated 8 months ago
- Wrapper of libserialport written in V☆11Nov 21, 2021Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago