jevinskie / riscv-smol-linux-kernel
Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
☆25Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-smol-linux-kernel
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 8 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- ☆22Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 5 months ago
- Cross compile FPGA tools☆22Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Kakao Linux☆31Updated 3 weeks ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Löwe FPGA Board☆12Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆83Updated 2 weeks ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Unofficial Yosys WebAssembly packages☆66Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A design for TinyTapeout☆15Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Doom classic port to lightweight RISC‑V☆81Updated 2 years ago