jevinskie / riscv-smol-linux-kernelView external linksLinks
Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
☆24Oct 13, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-smol-linux-kernel
Users that are interested in riscv-smol-linux-kernel are comparing it to the libraries listed below
Sorting:
- A micro V language compiler☆14May 5, 2021Updated 4 years ago
- Yet Another Debug Transport☆23Dec 3, 2025Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Wrapper of libserialport written in V☆11Nov 21, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 3 years ago
- ☆16Apr 21, 2022Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- ☆14Mar 21, 2022Updated 3 years ago
- Collection of 0BSD-licensed freestanding C headers for GCC and Clang.☆25Sep 2, 2025Updated 5 months ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- ☆15May 17, 2025Updated 8 months ago
- LiteX-based gateware for LimeSDR boards.☆18Updated this week
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 weeks ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 4 years ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 8 years ago
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆50Oct 2, 2015Updated 10 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- DE10 Nano Sample Cores☆15Jun 14, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- ☆16Jun 15, 2022Updated 3 years ago
- A UNIX-like OS targeting AMD64 compatible processors☆17Mar 5, 2022Updated 3 years ago