jevinskie / riscv-smol-linux-kernelLinks
Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM 
☆24Updated 3 years ago
Alternatives and similar repositories for riscv-smol-linux-kernel
Users that are interested in riscv-smol-linux-kernel are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- A design for TinyTapeout☆17Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆33Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- simple wishbone client to read buttons and write leds☆19Updated last year
- Minimal microprocessor☆21Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Soft USB for LiteX☆50Updated 3 weeks ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- mystorm sram test☆29Updated 8 years ago