jevinskie / riscv-smol-linux-kernelLinks
Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
☆24Updated 2 years ago
Alternatives and similar repositories for riscv-smol-linux-kernel
Users that are interested in riscv-smol-linux-kernel are comparing it to the libraries listed below
Sorting:
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 7 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- mystorm sram test☆28Updated 7 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆99Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated last month
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆31Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- A reimplementation of a tiny stack CPU☆85Updated last year
- A design for TinyTapeout☆16Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago