TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
☆69Jul 5, 2022Updated 4 years ago
Alternatives and similar repositories for litex-vexriscv-tensorflow-lite-demo
Users that are interested in litex-vexriscv-tensorflow-lite-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated last week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 5 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 4 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- ☆15Oct 2, 2023Updated 3 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- SNES for MiSTer☆17Sep 5, 2025Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated 2 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- Very small and high performance CPU☆13Dec 3, 2024Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆28May 11, 2026Updated 5 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Siglent SDS1x0xX-E FPGA bitstreams☆50Dec 24, 2024Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- ☆12Jul 9, 2021Updated 5 years ago
- ☆14Oct 8, 2026Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- A few tools for doing video processing on the Zybo FPGA board using VHDL