antmicro / litex-vexriscv-tensorflow-lite-demoView external linksLinks
TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
☆70Jul 5, 2022Updated 3 years ago
Alternatives and similar repositories for litex-vexriscv-tensorflow-lite-demo
Users that are interested in litex-vexriscv-tensorflow-lite-demo are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Oct 31, 2025Updated 3 months ago
- ☆14Oct 2, 2023Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- ☆12Jul 9, 2021Updated 4 years ago
- Library for using the Modern Device Pulse Sensor and Proximity Sensor☆20Mar 9, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- LiteX boards files☆462Updated this week
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Example projects/code for the OrangeCrab☆108May 7, 2024Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 9 months ago
- ☆12Jun 4, 2021Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- MNIST inference on i.MT RT1062 (Teensy 4.0) using TensorFlow Lite for Microcontrollers☆13May 30, 2020Updated 5 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago