TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board
☆69Jul 5, 2022Updated 3 years ago
Alternatives and similar repositories for litex-vexriscv-tensorflow-lite-demo
Users that are interested in litex-vexriscv-tensorflow-lite-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25May 11, 2026Updated last week
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆19Mar 4, 2024Updated 2 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 8 years ago
- ☆14Nov 11, 2025Updated 6 months ago
- ☆13Jul 9, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 11, 2026Updated 2 weeks ago
- LiteX boards files☆484Updated this week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 11 months ago
- Library for using the Modern Device Pulse Sensor and Proximity Sensor☆20Mar 9, 2017Updated 9 years ago
- Example projects/code for the OrangeCrab☆110May 7, 2024Updated 2 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago