Rust bindings for CIRCT
☆19Apr 20, 2024Updated 2 years ago
Alternatives and similar repositories for circt-rs
Users that are interested in circt-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- ☆16Jan 25, 2026Updated 8 months ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- design and verification of asynchronous circuits☆52Sep 29, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Connecting bv_decide to SMTLIB.☆19Sep 27, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Sep 25, 2026Updated last week
- Fearless hardware design☆213Jul 23, 2026Updated 2 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆125Updated this week
- High level synthesis language for hardware design☆106Updated this week
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 8 months ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 8 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last month
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- ☆32Nov 2, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- ☆38Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- ☆20Oct 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Sep 28, 2026Updated last week
- A lighweight and parallel snapshot testing framework in rust☆41Aug 17, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- Analog Circuit Simulator☆26Sep 6, 2024Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Modern GTKWave alternative☆53May 30, 2026Updated 4 months ago