ucb-sejits / ctreeLinks
A C-family AST implementation designed to be an IR for DSL compilers.
☆17Updated 8 years ago
Alternatives and similar repositories for ctree
Users that are interested in ctree are comparing it to the libraries listed below
Sorting:
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- Universal Number Library☆44Updated 7 years ago
- The StreamIt compiler infrastructure.☆71Updated 9 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆88Updated 5 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated 3 years ago
- Tapir extension to LLVM for optimizing Parallel Programs☆135Updated 5 years ago
- Library to plot integer sets and maps☆53Updated 8 years ago
- ☆26Updated 2 years ago
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆77Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- compiler for fortran stencils using verified lifting,☆17Updated 3 years ago
- Experimentation around 'emil-e/rapidcheck' by combining it with libFuzzer☆27Updated 7 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- SYCL-ML is a C++ library, implementing classical machine learning algorithms using SYCL.☆66Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Data Dependence Analyzer in the Polyhedral Model☆21Updated last year
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- Loop Kernel Analysis and Performance Modeling Toolkit☆95Updated 6 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- npcomp - An aspirational MLIR based numpy compiler☆51Updated 5 years ago
- A detailed michroarchitectural x86 simulator☆62Updated 8 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A C/C++ task-based programming model for shared memory and distributed parallel computing.☆72Updated 5 years ago