TinyTapeout / tt06-verilog-templateLinks
Submission template for Tiny Tapeout 6 - Verilog HDL Projects
☆33Updated last year
Alternatives and similar repositories for tt06-verilog-template
Users that are interested in tt06-verilog-template are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- RISC-V Nox core☆62Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- ☆35Updated 6 months ago
- ☆39Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- ☆46Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- ☆52Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆65Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆117Updated last week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆22Updated last year
- My notes for DDR3 SDRAM controller☆35Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆44Updated 2 months ago
- An automatic clock gating utility☆48Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago