Future-Electronics-Design-Center / Creative-Eval-Board
Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA
☆16Updated 5 years ago
Alternatives and similar repositories for Creative-Eval-Board:
Users that are interested in Creative-Eval-Board are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- ☆45Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆37Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- A padring generator for ASICs☆25Updated last year
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- RISCV SoftCPU Contest 2018☆14Updated 6 years ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆63Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 7 months ago
- ☆35Updated last year