FPGA implementation of the 8051 Microcontroller (Verilog)
☆55Sep 27, 2014Updated 11 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆203Oct 9, 2019Updated 6 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- ☆14Oct 19, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- EZ-WifiBroadcast OpenWrt Mod 如果这行字还在 那这坑就还没填上☆20Dec 14, 2019Updated 6 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Allwinner Cedarx h264 encoding example for linux☆21Jul 26, 2014Updated 11 years ago
- ☆20Nov 17, 2017Updated 8 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Mango Pi is base on ALLWINNER V3S Platform Open Source Board.☆20Mar 26, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆530Dec 10, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- Parameterized Booth Multiplier in Verilog 2001☆51Oct 30, 2022Updated 3 years ago
- ☆13Jun 21, 2026Updated last week
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated last year
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Design files and sample code for 8051 development Ultra Boards☆70Sep 23, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- DC-SCM LTPI Reference Implementation☆23Jan 13, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于树莓派ZREO BCM2835的简易树莓派操作系统 计算机科学与技术 操作系统课程设计☆32Feb 13, 2020Updated 6 years ago
- A modified version of the LTE Scanner supporting RTL-SDR/HackRF/BladeRF and able to extract Channel State Information (CSI) from LTE sign…☆44Jan 4, 2022Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- Examples for running software on Intel Xeon Phi Co-Processors☆18Feb 24, 2016Updated 10 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago