FPGA implementation of the 8051 Microcontroller (Verilog)
☆58Sep 27, 2014Updated 11 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 8051 core☆118Jul 17, 2014Updated 12 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆208Oct 9, 2019Updated 6 years ago
- turbo 8051☆31Aug 30, 2017Updated 9 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Oct 19, 2019Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- Allwinner Cedarx h264 encoding example for linux☆21Jul 26, 2014Updated 12 years ago
- Experimental CPU-bound (soon GPU) vanity onion address generator. Moved to https://gitlab.com/dphillips/sand-leek☆11Sep 5, 2020Updated 6 years ago
- ☆20Nov 17, 2017Updated 8 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mango Pi is base on ALLWINNER V3S Platform Open Source Board.☆20Mar 26, 2018Updated 8 years ago
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆545Dec 10, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago
- Parameterized Booth Multiplier in Verilog 2001☆52Oct 30, 2022Updated 3 years ago
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 9 years ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jun 21, 2026Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated last year
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 8 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Using STM32F103x and VS1053 module to play MP3 files☆12Sep 18, 2016Updated 10 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A modified version of the LTE Scanner supporting RTL-SDR/HackRF/BladeRF and able to extract Channel State Information (CSI) from LTE sign…☆45Jan 4, 2022Updated 4 years ago
- Base text document processed with pandoc☆13Dec 21, 2025Updated 8 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago