lajanugen / 8051Links
FPGA implementation of the 8051 Microcontroller (Verilog)
☆51Updated 11 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆109Updated 11 years ago
- turbo 8051☆29Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆66Updated 7 years ago
- UART 16550 core☆37Updated 11 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago