lajanugen / 8051Links
FPGA implementation of the 8051 Microcontroller (Verilog)
☆50Updated 10 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆107Updated 11 years ago
- turbo 8051☆29Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆188Updated 5 years ago
- Yet another free 8051 FPGA core☆35Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- ☆39Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆13Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago