lajanugen / 8051Links
FPGA implementation of the 8051 Microcontroller (Verilog)
☆53Updated 11 years ago
Alternatives and similar repositories for 8051
Users that are interested in 8051 are comparing it to the libraries listed below
Sorting:
- 8051 core☆112Updated 11 years ago
- turbo 8051☆29Updated 8 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- UART 16550 core☆38Updated 11 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆85Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Wishbone interconnect utilities☆44Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago