lajanugen / 8051
FPGA implementation of the 8051 Microcontroller (Verilog)
☆47Updated 10 years ago
Alternatives and similar repositories for 8051:
Users that are interested in 8051 are comparing it to the libraries listed below
- turbo 8051☆28Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- UART 16550 core☆32Updated 10 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- USB 2.0 Device IP Core☆55Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- 8051 core☆102Updated 10 years ago
- JTAG Test Access Port (TAP)☆32Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- Verilog Repository for GIT☆31Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Xilinx IP repository☆13Updated 6 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆13Updated 2 years ago
- ☆14Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Extensible FPGA control platform☆56Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago