jaruiz / light52
Yet another free 8051 FPGA core
☆33Updated 6 years ago
Alternatives and similar repositories for light52:
Users that are interested in light52 are comparing it to the libraries listed below
- 8051 core☆103Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- turbo 8051☆28Updated 7 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated 11 months ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- USB Full Speed PHY☆41Updated 4 years ago
- USB 2.0 Device IP Core☆61Updated 7 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- OpenFPGA ICE40UP5K☆32Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆91Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆49Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- ☆16Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆64Updated 2 months ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 6 months ago
- ☆14Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- ☆17Updated 6 years ago
- CH55x USB to JTAG bridge☆130Updated last week
- LicheeTang FPGA Examples☆120Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago