jaruiz / light52Links
Yet another free 8051 FPGA core
☆34Updated 6 years ago
Alternatives and similar repositories for light52
Users that are interested in light52 are comparing it to the libraries listed below
Sorting:
- turbo 8051☆29Updated 7 years ago
- 8051 core☆107Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- USB Full Speed PHY☆44Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆85Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago