muneebullashariff / spi_vipLinks
Verification IP for SPI protocol
☆18Updated 5 years ago
Alternatives and similar repositories for spi_vip
Users that are interested in spi_vip are comparing it to the libraries listed below
Sorting:
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- Verification IP for APB protocol☆29Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆26Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Maven Silicon Project☆19Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆12Updated 9 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆33Updated 5 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago
- soc integration script and integration smoke script☆23Updated 2 years ago
- ☆20Updated 2 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- ☆41Updated last year
- Verification IP for APB protocol☆68Updated 4 years ago
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- a very simple risc_cpu verification demo with uvm☆24Updated 6 years ago
- UVM VIP architecture generator☆20Updated 4 years ago
- generate UVM testbench using python☆27Updated 7 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 6 months ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆15Updated 2 years ago
- ☆17Updated 10 years ago