muneebullashariff / spi_vipView external linksLinks
Verification IP for SPI protocol
☆20Jul 23, 2020Updated 5 years ago
Alternatives and similar repositories for spi_vip
Users that are interested in spi_vip are comparing it to the libraries listed below
Sorting:
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆25May 31, 2021Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 13 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆48Nov 3, 2023Updated 2 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- SPI protocol Accelerated VIP☆25Apr 21, 2022Updated 3 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆16May 10, 2019Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- UVM examples☆14May 1, 2015Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆27May 11, 2021Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago