Describes the best coding practices and guidelines
☆11Jan 4, 2024Updated 2 years ago
Alternatives and similar repositories for best_coding_practices
Users that are interested in best_coding_practices are comparing it to the libraries listed below
Sorting:
- ☆18Jun 2, 2025Updated 9 months ago
- SPI protocol Accelerated VIP☆25Apr 21, 2022Updated 3 years ago
- UART Accelerated VIP☆13Aug 10, 2022Updated 3 years ago
- I2C Accelerated VIP☆14Dec 26, 2024Updated last year
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆20Apr 21, 2022Updated 3 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆24Dec 9, 2015Updated 10 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- ☆42Jan 23, 2026Updated last month
- ☆14May 24, 2025Updated 9 months ago
- ☆10Oct 16, 2023Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆17Sep 10, 2025Updated 5 months ago
- ☆55Jun 19, 2021Updated 4 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆12Nov 8, 2024Updated last year
- ☆10Nov 27, 2024Updated last year
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆20Feb 23, 2026Updated last week
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 weeks ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- A collection of recent open-source math datasets for training and evaluating Math LLMs☆23Dec 8, 2025Updated 2 months ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- highlighting match of matchit.vim☆18May 4, 2014Updated 11 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆25Jul 9, 2025Updated 7 months ago
- Github Pages template for academic portfolio websites☆16Oct 22, 2024Updated last year
- Simple GitHub Action workflows for validating a Streamlit app☆20May 8, 2025Updated 9 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated last month
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated 11 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆51Feb 19, 2026Updated 2 weeks ago
- 🦜 Floq: Accelerate the world's discoveries through high-performance quantum simulation and optimization.☆19Sep 30, 2021Updated 4 years ago
- RISC-V Functional ISA Simulator☆20Jun 20, 2025Updated 8 months ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago