Thraetaona / InnervatorLinks
Innervator: Hardware Acceleration for Neural Networks
☆14Updated 10 months ago
Alternatives and similar repositories for Innervator
Users that are interested in Innervator are comparing it to the libraries listed below
Sorting:
- Universal Memory Interface (UMI)☆145Updated this week
- Pollux payload core files and examples☆3Updated 3 weeks ago
- The framework for next generation data center.☆19Updated 4 months ago
- A basic extension library for creating tree dot plots, strip plots or dot charts w/ matplotlib or seaborn in Python☆10Updated 4 months ago
- Demo: how to create a custom EBRICK☆21Updated 6 months ago
- Supplementary code for Introduction to Theoretical Computer Science book.☆65Updated last year
- Chip on Wafer on Substrate (CoWoS) Guide☆33Updated 3 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- A networked FPGA key-value store written in Clash☆28Updated last year
- Python library of efficient and numerically-precise randomness extractors☆28Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- ☆13Updated 2 months ago
- Asynchronous tasks on the cloud☆21Updated last year
- An out-of-order processor that supports multiple instruction sets.☆19Updated 2 years ago
- The SiFive wake build tool☆90Updated this week
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆18Updated 8 years ago
- ☆58Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- ☆84Updated 3 weeks ago
- A curated list of Quantum Computing resources, articles, programming languages and projects. The main idea is that everyone can contribut…☆21Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆17Updated 6 months ago
- ☆19Updated 9 months ago
- Curated list of awesome resources related with RISC-V☆89Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 9 months ago
- ☆12Updated 2 years ago
- A dependency management tool for hardware projects.☆304Updated 2 weeks ago
- Awesome List for Infrastructure as Code☆15Updated 7 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago