HDL implementation of a pipelined multilayer perceptron (neural network)
☆17Sep 14, 2015Updated 10 years ago
Alternatives and similar repositories for Verilog-Multilayer-Perceptron
Users that are interested in Verilog-Multilayer-Perceptron are comparing it to the libraries listed below
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated 10 months ago
- An automated HDC platform☆11Updated this week
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆15Updated this week
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 4 months ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 5 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- ☆10Apr 21, 2025Updated 10 months ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Vector Symbolic Architecture library☆11Feb 28, 2026Updated last week
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- ☆10May 10, 2019Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆15Feb 16, 2024Updated 2 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Sep 18, 2020Updated 5 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆13Feb 18, 2026Updated 2 weeks ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- TLS Secured connection example between Mosquitto broker (MQTT) and ESP32☆11Apr 12, 2021Updated 4 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago