HDL implementation of a pipelined multilayer perceptron (neural network)
☆17Sep 14, 2015Updated 10 years ago
Alternatives and similar repositories for Verilog-Multilayer-Perceptron
Users that are interested in Verilog-Multilayer-Perceptron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18May 4, 2023Updated 2 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- OLIMEX's WEEKEND PROGRAMMING CHALLENGE☆33Feb 16, 2021Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- ☆12May 31, 2016Updated 9 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 2 weeks ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 5 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- A Python module to interact with an Intel JTAG UART☆18May 8, 2021Updated 4 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated last month
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆16Apr 2, 2026Updated 2 weeks ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 6 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last month
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Mar 19, 2026Updated 3 weeks ago
- ☆11May 10, 2019Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆62Nov 25, 2020Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 12 years ago
- Driver for Microchip Technology Inc. 23LC (23LCV) SPI SRAM chips for AVR, SAM3X (Due), and SAM M0+ (SAMD, SAML, SAMC) microcontrollers on…☆14Nov 26, 2019Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆13May 28, 2021Updated 4 years ago
- SQRL FK33 board files, example designs and scripts.☆19Nov 7, 2022Updated 3 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago