HDL implementation of a pipelined multilayer perceptron (neural network)
☆17Sep 14, 2015Updated 10 years ago
Alternatives and similar repositories for Verilog-Multilayer-Perceptron
Users that are interested in Verilog-Multilayer-Perceptron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆21May 4, 2023Updated 3 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12May 31, 2016Updated 10 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last month
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated 2 months ago
- An automated HDC platform☆11Mar 16, 2026Updated 5 months ago
- Pythonic refactor of the OpenGL Redbook example source (http://www.opengl.org/resources/code/samples/redbook/). I hope you find it usefu…☆12Oct 5, 2011Updated 14 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 9 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 5 months ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Mar 19, 2026Updated 5 months ago
- ☆11May 10, 2019Updated 7 years ago
- ☆14Aug 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆13May 28, 2021Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆57Aug 12, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SQRL FK33 board files, example designs and scripts.☆21Nov 7, 2022Updated 3 years ago
- COCO Semantic Segmentation Using UNET☆13Jul 7, 2019Updated 7 years ago
- PCB design with the new MLX75027 VGA time of flight sensor☆13Dec 8, 2021Updated 4 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Verilog source code for book: Computer Architecture Tutorial☆27Oct 12, 2021Updated 4 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago