HDL implementation of a pipelined multilayer perceptron (neural network)
☆17Sep 14, 2015Updated 11 years ago
Alternatives and similar repositories for Verilog-Multilayer-Perceptron
Users that are interested in Verilog-Multilayer-Perceptron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆22May 4, 2023Updated 3 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 10 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 4, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 2 months ago
- Pythonic refactor of the OpenGL Redbook example source (http://www.opengl.org/resources/code/samples/redbook/). I hope you find it usefu…☆12Oct 5, 2011Updated 15 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- Language for simplifying parameterized RTL design☆13Apr 3, 2026Updated 6 months ago
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆68Nov 25, 2020Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Mar 19, 2026Updated 6 months ago
- Receiving and transmitting of SSTV and HAMDRM (DSSTV)☆14Nov 20, 2020Updated 5 years ago
- Altera JTAG UART wrapper for Bluespec☆27Mar 27, 2014Updated 12 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Repositorio creado para construir una red neuronal usando el conjunto de datos MNIST. Realizado para la asignatura de inteligencia comput…☆15Feb 6, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 9 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- ☆11May 10, 2019Updated 7 years ago
- COCO Semantic Segmentation Using UNET☆13Jul 7, 2019Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆23Nov 7, 2022Updated 3 years ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- PCB design with the new MLX75027 VGA time of flight sensor☆13Dec 8, 2021Updated 4 years ago
- Some simple attempts at building GeNN models☆10Oct 8, 2026Updated last week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago
- ☆15May 2, 2024Updated 2 years ago