juliobg / Verilog-Multilayer-PerceptronLinks
HDL implementation of a pipelined multilayer perceptron (neural network)
☆17Updated 9 years ago
Alternatives and similar repositories for Verilog-Multilayer-Perceptron
Users that are interested in Verilog-Multilayer-Perceptron are comparing it to the libraries listed below
Sorting:
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆155Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆65Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆163Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆87Updated 6 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- ☆90Updated 5 years ago
- ☆113Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- syn script for DC Compiler☆13Updated 3 years ago
- IC implementation of TPU☆127Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago