joycenerd / DNN-accelerator-on-zynq
Digital Design Lab Spring 2019 Final Project
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNN-accelerator-on-zynq
- ☆69Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- IC implementation of TPU☆86Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆32Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Accelerating DNN inference and training on Zynq☆14Updated 4 years ago
- ☆8Updated 3 months ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- ☆70Updated last year
- Open-source of MSD framework☆14Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- ☆19Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year