joycenerd / DNN-accelerator-on-zynq
Digital Design Lab Spring 2019 Final Project
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNN-accelerator-on-zynq
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- ☆69Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS implemented systolic array structure☆40Updated 7 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- IC implementation of TPU☆86Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆10Updated 4 months ago
- ☆18Updated last year
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆32Updated 5 years ago
- ☆60Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Open-source of MSD framework☆14Updated last year