joycenerd / DNN-accelerator-on-zynqLinks
Digital Design Lab Spring 2019 Final Project
☆12Updated 6 years ago
Alternatives and similar repositories for DNN-accelerator-on-zynq
Users that are interested in DNN-accelerator-on-zynq are comparing it to the libraries listed below
Sorting:
- ☆66Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Verilog implementation of Softmax function☆69Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆60Updated 5 years ago
- ☆34Updated 6 years ago
- IC implementation of TPU☆132Updated 5 years ago
- ☆17Updated 4 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- ☆71Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆41Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago