ucdrstdenis / cdsAsyncLinks
cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
☆25Updated 5 years ago
Alternatives and similar repositories for cdsAsync
Users that are interested in cdsAsync are comparing it to the libraries listed below
Sorting:
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated last month
- ☆16Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- ☆12Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆20Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- BAG framework☆40Updated 10 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- ☆41Updated 3 years ago
- Characterizer☆23Updated 2 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated this week
- Intel's Analog Detailed Router☆38Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆32Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- LAYout with Gridded Objects v2☆56Updated 4 months ago