ucdrstdenis / cdsAsync
cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library
☆25Updated 5 years ago
Alternatives and similar repositories for cdsAsync:
Users that are interested in cdsAsync are comparing it to the libraries listed below
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- ☆20Updated 3 years ago
- BAG framework☆40Updated 6 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- ☆40Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆22Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SRAM☆21Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- ☆16Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- Circuit Automatic Characterization Engine☆47Updated 2 weeks ago
- Open Analog Design Environment☆22Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 6 months ago