rave1sking / single_cycle_RISCV_CPU_Design-32bitLinks
Verilog实现单周期非流水线32位RISCV指令集(45条)CPU
☆42Updated 4 years ago
Alternatives and similar repositories for single_cycle_RISCV_CPU_Design-32bit
Users that are interested in single_cycle_RISCV_CPU_Design-32bit are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆148Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- ☆80Updated 3 weeks ago
- riscv指令集,单周期以及五级流水线CPU☆77Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆86Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- 单周期 8指令 MIPS32CPU☆91Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆151Updated this week
- A simple RISC-V CPU written in Verilog.☆64Updated 11 months ago
- ☆18Updated 2 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- ☆68Updated 2 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆16Updated 4 years ago
- FPGA实现各种小游戏,学习并快乐着☆75Updated 3 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 10 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。☆41Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- CPU Design Based on RISCV ISA☆117Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆21Updated last year
- NUDT 高级体系结构实验☆35Updated 9 months ago