rave1sking / single_cycle_RISCV_CPU_Design-32bitLinks
Verilog实现单周期非流水线32位RISCV指令集(45条)CPU
☆42Updated 4 years ago
Alternatives and similar repositories for single_cycle_RISCV_CPU_Design-32bit
Users that are interested in single_cycle_RISCV_CPU_Design-32bit are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- riscv指令集,单周期以及五级流水线CPU☆81Updated 7 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆149Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- A simple RISC-V CPU written in Verilog.☆66Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆27Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- ☆82Updated last month
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- ☆86Updated 2 weeks ago
- CPU Design Based on RISCV ISA☆120Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆127Updated 4 years ago
- ☆70Updated 2 years ago
- ☆155Updated 3 weeks ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆30Updated 4 years ago
- ☆21Updated last year
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- 单周期 8指令 MIPS32CPU☆91Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- NSCSCC 信息整合☆252Updated 4 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆115Updated 5 years ago
- NJU Virtual Board☆286Updated this week
- ☆78Updated 4 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆300Updated 7 years ago
- FPGA实现各种小游戏,学习并快乐着☆75Updated 3 years ago