Tiny VGA Pmod board designed in KiCad
☆24Sep 4, 2024Updated last year
Alternatives and similar repositories for tiny-vga
Users that are interested in tiny-vga are comparing it to the libraries listed below
Sorting:
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- ☆11Dec 14, 2017Updated 8 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆13Jan 30, 2025Updated last year
- ☆18Sep 20, 2025Updated 5 months ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- NN on FPGA☆22Jun 10, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- Demo board for TT04 and beyond☆31Jan 12, 2026Updated last month
- digilogic is a high speed digital circuit simulator / schematic capture☆33Feb 24, 2025Updated last year
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆35Dec 30, 2025Updated 2 months ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- ☆35Apr 29, 2023Updated 2 years ago
- Convert USB mouse to Serial mouse using Pi Pico☆41Aug 7, 2024Updated last year
- Script AutoCad AutoLISP para la generación de ficheros Catastro GML INSPIRE de parcela catastral y de edificio. Etiquetas: gml, parcela c…☆16Feb 25, 2020Updated 6 years ago
- ☆10Jul 21, 2021Updated 4 years ago
- remark preset to configure remark-lint with settings that enforce standard-readme.☆14Mar 22, 2021Updated 4 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Aug 18, 2025Updated 6 months ago
- bare minimum chess program☆11Sep 16, 2020Updated 5 years ago
- New generation of State Chart Autocoder written completely in Python☆12Feb 11, 2026Updated 2 weeks ago
- STLink library with WebUSB☆12Jan 2, 2022Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Mar 29, 2021Updated 4 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Wrap a Readable stream in a Transform stream.☆10Apr 6, 2023Updated 2 years ago
- Adds Promises bindings for async library. Works with callbacks as well.☆11Jul 17, 2017Updated 8 years ago
- ☆13Sep 13, 2016Updated 9 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An implementation of the Xerox IFS protocol suite☆12Oct 3, 2023Updated 2 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 5 years ago
- Demo library to show how a page could control peer connections on remote devices.☆16Sep 23, 2014Updated 11 years ago