bunnie / netv2-fpga-basic-overlay

Related projects: ⓘ

• bunnie / netv2-soc
  NeTV2 SoC based on LiteX
  ☆14Updated 6 years ago
• enjoy-digital / netv2
  ☆15Updated this week
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆53Updated this week
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆18Updated 6 years ago
• enjoy-digital / liteusb
  ☆20Updated this week
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated 10 months ago
• MightyDevices / DSITx
  FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display
  ☆18Updated 6 years ago
• lambdaconcept / litesdcard
  ☆25Updated 5 years ago
• ZipCPU / wbi2c
  Wishbone controlled I2C controllers
  ☆40Updated 6 months ago
• bunnie / netv-fpga
  verilog FPGA code for NeTV
  ☆62Updated 12 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated 4 months ago
• mithro / displayport-hardware-hacking
  Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.
  ☆15Updated 4 years ago
• enjoy-digital / arty-soc
  ☆11Updated this week
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆49Updated last year
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆31Updated 5 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆43Updated 4 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆51Updated last year
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆27Updated 9 months ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆34Updated 2 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆38Updated this week
• whitequark / icefloorplan
  iCE40 floorplan viewer
  ☆24Updated 6 years ago
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆33Updated 8 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• litex-hub / litevideo
  Small footprint and configurable video cores (Deprecated)
  ☆69Updated 3 years ago
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆20Updated 6 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• adamgreig / daqnet
  ☆63Updated 4 years ago
• timvideos / HDMI2USB-numato-opsis-sample-code
  Example code for the Numato Opsis board, the first HDMI2USB production board.
  ☆49Updated 6 years ago