bunnie / netv2-fpga-basic-overlay
Vivado design for basic NeTV2 FPGA with chroma-based overlay
☆20Updated 8 years ago
Alternatives and similar repositories for netv2-fpga-basic-overlay:
Users that are interested in netv2-fpga-basic-overlay are comparing it to the libraries listed below
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Information about eeColor Color3 HDMI FPGA board☆25Updated 5 years ago
- 妖刀夢渡☆59Updated 6 years ago
- ☆63Updated 4 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆16Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- ☆25Updated 6 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Apio examples☆35Updated last week
- mirror of https://git.elphel.com/Elphel/x393☆39Updated 2 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 2 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆49Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago