bunnie / netv2-fpga-basic-overlay
Vivado design for basic NeTV2 FPGA with chroma-based overlay
☆20Updated 8 years ago
Alternatives and similar repositories for netv2-fpga-basic-overlay
Users that are interested in netv2-fpga-basic-overlay are comparing it to the libraries listed below
Sorting:
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- Apio examples☆35Updated this week
- IP submodules, formatted for easier CI integration☆29Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- verilog FPGA code for NeTV☆62Updated 13 years ago
- ☆25Updated 6 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆49Updated 7 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆16Updated 5 years ago
- Project Trellis database☆13Updated last year
- ☆63Updated 4 years ago
- ☆22Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago