bunnie / netv2-fpga-basic-overlayLinks
Vivado design for basic NeTV2 FPGA with chroma-based overlay
☆20Updated 9 years ago
Alternatives and similar repositories for netv2-fpga-basic-overlay
Users that are interested in netv2-fpga-basic-overlay are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- NeTV2 SoC based on LiteX☆17Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆57Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 5 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆44Updated 9 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- ☆63Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Updated 7 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆86Updated 8 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago