catkira / complex_multiplierLinks
HDL code for a complex multiplier with AXI stream Interface
☆13Updated 2 years ago
Alternatives and similar repositories for complex_multiplier
Users that are interested in complex_multiplier are comparing it to the libraries listed below
Sorting:
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 6 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated last year
- Python productivity for RFSoC platforms☆82Updated last week
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- The implementation of AD9371 on KC705☆21Updated 4 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 10 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆20Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Testbenches for HDL projects☆21Updated last week
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago