catkira / complex_multiplierLinks
HDL code for a complex multiplier with AXI stream Interface
☆13Updated 2 years ago
Alternatives and similar repositories for complex_multiplier
Users that are interested in complex_multiplier are comparing it to the libraries listed below
Sorting:
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Python productivity for RFSoC platforms☆87Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆110Updated this week
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆35Updated 3 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated last year
- Small footprint and configurable JESD204B core☆50Updated last week
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆60Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 2 weeks ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 12 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year