catkira / complex_multiplierLinks
HDL code for a complex multiplier with AXI stream Interface
☆13Updated 2 years ago
Alternatives and similar repositories for complex_multiplier
Users that are interested in complex_multiplier are comparing it to the libraries listed below
Sorting:
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 5 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆19Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- RTL implementation of components for DVB-S2☆122Updated 2 years ago
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆84Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆116Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆21Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Small footprint and configurable JESD204B core☆45Updated 3 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- The implementation of AD9371 on KC705☆21Updated 2 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago