This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).
☆13Apr 16, 2024Updated 2 years ago
Alternatives and similar repositories for SublimeLinter-contrib-iverilog
Users that are interested in SublimeLinter-contrib-iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 5 months ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆21Jul 9, 2024Updated 2 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆46Mar 27, 2026Updated 7 months ago
- Verilog Package for Sublime Text 2/3☆23Jan 27, 2024Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- 视频旋转（2019FPGA大赛）☆42May 5, 2020Updated 6 years ago
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- A helper document about the Alloy specification language☆10Dec 3, 2018Updated 7 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Sublimerge is a Sublime Text 2 plugin which allows to diff and merge files DIRECTLY in the editor using graphical interface for that purp…☆16Dec 4, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Sublime Editor plugin that can display RTL content correctly☆11Jun 13, 2021Updated 5 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board☆18Apr 17, 2020Updated 6 years ago
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- A simple Java JUnit project to check Java and Maven are installed correctly☆13Jul 29, 2023Updated 3 years ago
- Building FPGAs with Quartus+CMake☆18Aug 14, 2017Updated 9 years ago
- Blockdiagramm is a graphical block design tool for IC design☆10Apr 22, 2023Updated 3 years ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Backport of PEP 562☆14May 21, 2021Updated 5 years ago
- Line Hyper-eXpander, a sed/awk-like text processing tool with a human face :)☆15Feb 10, 2026Updated 8 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Gitignore plugin for Sublime Text 2 and 3☆12Aug 6, 2020Updated 6 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 10 months ago
- Allows USB printing to Panasonic KX-R/RK-T/RK-H typewriters, KX-W word processors, and KX-W55 printer. Emulates KX-R60 (working) and RP-K…☆16Mar 11, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- This repo is for ECE44x (Fall2015-Spring2016)☆21Feb 12, 2018Updated 8 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- This is a cool UWP DeveloperTool that includes Brushes, Styles, Controls, ColorPicker, open source projects made with Win2d☆15Jun 23, 2021Updated 5 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 10 months ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- ☆82Feb 5, 2022Updated 4 years ago