nxthuan512 / FPGA-based-JPEG-codec-acceleratorLinks
High-performance FPGA-based JPEG codec accelerator
☆12Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
Sorting:
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- ☆31Updated 5 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- ☆36Updated 9 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- ☆15Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- APB to I2C☆41Updated 10 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago