nxthuan512 / FPGA-based-JPEG-codec-accelerator
High-performance FPGA-based JPEG codec accelerator
☆12Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator:
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
- MIPI CSI-2 RX☆31Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- ☆28Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆61Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆41Updated last year
- 视频旋转(2019FPGA大赛)☆32Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆68Updated 3 years ago
- Build an open source, extremely simple DMA.☆19Updated 6 years ago
- ☆36Updated 9 years ago
- ☆16Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated 2 weeks ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆46Updated 7 months ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- ☆15Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆119Updated last year
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago