nxthuan512 / FPGA-based-JPEG-codec-acceleratorLinks
High-performance FPGA-based JPEG codec accelerator
☆13Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
Sorting:
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆37Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆27Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆26Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- MIPI CSI-2 RX☆37Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- ☆31Updated 5 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- ☆30Updated 4 years ago
- ☆20Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆26Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year