nxthuan512 / FPGA-based-JPEG-codec-acceleratorLinks
High-performance FPGA-based JPEG codec accelerator
☆13Updated 7 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
Sorting:
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- ☆38Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Updated 7 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆28Updated 4 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆141Updated last year
- ☆33Updated 6 years ago
- ☆26Updated 4 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- JPEG Encoder Verilog☆79Updated 3 years ago
- ☆80Updated 3 years ago
- QSPI for SoC☆23Updated 6 years ago
- AXI Interconnect☆54Updated 4 years ago
- FIR,FFT based on Verilog☆14Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Updated 11 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆39Updated 8 years ago
- ☆16Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆63Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago