nxthuan512 / FPGA-based-JPEG-codec-acceleratorLinks
High-performance FPGA-based JPEG codec accelerator
☆13Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
Sorting:
- ☆31Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ☆15Updated 6 years ago
- ☆36Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆67Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 7 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆128Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- ☆25Updated 4 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago