nxthuan512 / FPGA-based-JPEG-codec-accelerator
High-performance FPGA-based JPEG codec accelerator
☆12Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator:
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
- ☆28Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆33Updated 4 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- MIPI CSI-2 RX☆30Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆43Updated 6 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆28Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- ☆35Updated 9 years ago
- ☆16Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- USB 2.0 Device IP Core☆55Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆66Updated 7 months ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Interface Protocol in Verilog☆48Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- ☆53Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆46Updated 2 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago