nxthuan512 / FPGA-based-JPEG-codec-acceleratorLinks
High-performance FPGA-based JPEG codec accelerator
☆13Updated 6 years ago
Alternatives and similar repositories for FPGA-based-JPEG-codec-accelerator
Users that are interested in FPGA-based-JPEG-codec-accelerator are comparing it to the libraries listed below
Sorting:
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- ☆38Updated 10 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆28Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆28Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆31Updated 5 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆31Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆88Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- AXI Interconnect☆54Updated 4 years ago
- Verification IP for Watchdog☆11Updated 4 years ago