bunnie / netv2-socLinks
NeTV2 SoC based on LiteX
☆17Updated 7 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- ☆20Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 weeks ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- ☆17Updated 2 years ago
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- ☆44Updated 9 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Apio examples☆37Updated this week
- Development board for Lattice Crosslink-NX 72QFN☆30Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- DVI video out example for prjtrellis☆17Updated 6 years ago