bunnie / netv2-socLinks
NeTV2 SoC based on LiteX
☆17Updated 7 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- ☆20Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Apio examples☆37Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- Wishbone controlled I2C controllers☆55Updated last year
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 2 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 11 months ago
- FPGA Development toolset☆20Updated 8 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago