bunnie / netv2-soc
NeTV2 SoC based on LiteX
☆16Updated 6 years ago
Alternatives and similar repositories for netv2-soc:
Users that are interested in netv2-soc are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆18Updated 4 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Small footprint and configurable SPI core☆41Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- ☆20Updated 2 years ago