bunnie / netv2-socLinks
NeTV2 SoC based on LiteX
☆17Updated 7 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- FPGA Development toolset☆20Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- ☆20Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- Board and connector definition files for nMigen☆30Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Small footprint and configurable SPI core☆45Updated 2 weeks ago
- ☆16Updated 3 years ago
- Apio examples☆37Updated 2 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago