NeTV2 SoC based on LiteX
☆17Jul 17, 2018Updated 8 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 14 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 6 months ago
- CDA Telemetry Demodulator for GOES-16☆13Dec 28, 2021Updated 4 years ago
- Python script for QPSK modulation and demodulation☆12May 27, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Couple of scripts which checks length matching of your KiCad design.☆27Nov 27, 2016Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 8 years ago
- Fibre Channel / FICON HBA implemented on FPGA☆40May 9, 2021Updated 5 years ago
- IQFeed client running on wine in docker☆12Aug 29, 2020Updated 6 years ago
- Python tools for accessing data from the FCC website☆19Oct 22, 2020Updated 5 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Floppy disk flux transition to ImageDisk decoder☆16Feb 9, 2024Updated 2 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 6 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- Quite OK Image FPGA Encoder and Decoder☆25Aug 17, 2026Updated 2 months ago
- Kicad chip library for CBM MOS/CSG plus other useful chips for retro projects.☆15Sep 18, 2018Updated 8 years ago
- HDCP cipher engine for the NeTV2 FPGA☆18Nov 23, 2016Updated 9 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- This repository is for tools aiding the reverse engineering of the Prodigy (Classic) Reception System☆15Dec 4, 2015Updated 10 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- zlib replacement with optimizations for "next generation" systems.☆14May 8, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Develop easier☆10Aug 8, 2018Updated 8 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- ☆14Apr 8, 2025Updated last year
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 6 years ago
- WAV player for MicroPython board☆11Apr 27, 2015Updated 11 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆10May 20, 2022Updated 4 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- D-Link DCS-8600LH usage info tools☆13Jan 17, 2020Updated 6 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Demo SoC☆10Oct 17, 2023Updated 3 years ago