NeTV2 SoC based on LiteX
☆17Jul 17, 2018Updated 8 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 4 months ago
- Couple of scripts which checks length matching of your KiCad design.☆27Nov 27, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.☆13Feb 16, 2020Updated 6 years ago
- Python tools for accessing data from the FCC website☆19Oct 22, 2020Updated 5 years ago
- Floppy disk flux transition to ImageDisk decoder☆16Feb 9, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- Custom GNU Radio blocks for demodulating 4L-FSK (4 Level Frequency-Shift Keying) signals, and APCO-25 and RDLAP protocol processing.☆12Jul 27, 2017Updated 9 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- Kicad chip library for CBM MOS/CSG plus other useful chips for retro projects.☆15Sep 18, 2018Updated 7 years ago
- HDCP cipher engine for the NeTV2 FPGA☆18Nov 23, 2016Updated 9 years ago
- This repository is for tools aiding the reverse engineering of the Prodigy (Classic) Reception System☆15Dec 4, 2015Updated 10 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Develop easier☆10Aug 8, 2018Updated 8 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- ☆14Apr 8, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- WAV player for MicroPython board☆11Apr 27, 2015Updated 11 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 7 months ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆10May 20, 2022Updated 4 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- An FCC ID search URL shortener☆17May 17, 2022Updated 4 years ago
- D-Link DCS-8600LH usage info tools☆13Jan 17, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Firmware for the ColorHug2 device☆15Dec 28, 2016Updated 9 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated 7 months ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆16Jun 20, 2024Updated 2 years ago