bunnie / netv2-soc
NeTV2 SoC based on LiteX
☆16Updated 6 years ago
Alternatives and similar repositories for netv2-soc:
Users that are interested in netv2-soc are comparing it to the libraries listed below
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated last week
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Apio examples☆34Updated this week
- iCE40 floorplan viewer☆24Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 3 weeks ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated last week
- My pergola FPGA projects☆30Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago