NeTV2 SoC based on LiteX
☆17Jul 17, 2018Updated 8 years ago
Alternatives and similar repositories for netv2-soc
Users that are interested in netv2-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- verilog FPGA code for NeTV☆63May 7, 2012Updated 14 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 5 months ago
- CDA Telemetry Demodulator for GOES-16☆13Dec 28, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Python script for QPSK modulation and demodulation☆12May 27, 2020Updated 6 years ago
- Couple of scripts which checks length matching of your KiCad design.☆27Nov 27, 2016Updated 9 years ago
- Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.☆13Feb 16, 2020Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 8 years ago
- Open-source inmarsat-C cli decoder, based on inmarsatc library.☆18Jul 30, 2022Updated 4 years ago
- IQFeed client running on wine in docker☆12Aug 29, 2020Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Floppy disk flux transition to ImageDisk decoder☆16Feb 9, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 13 years ago
- Custom GNU Radio blocks for demodulating 4L-FSK (4 Level Frequency-Shift Keying) signals, and APCO-25 and RDLAP protocol processing.☆12Jul 27, 2017Updated 9 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- Kicad chip library for CBM MOS/CSG plus other useful chips for retro projects.☆15Sep 18, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDCP cipher engine for the NeTV2 FPGA☆18Nov 23, 2016Updated 9 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- This repository is for tools aiding the reverse engineering of the Prodigy (Classic) Reception System☆15Dec 4, 2015Updated 10 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- zlib replacement with optimizations for "next generation" systems.☆14May 8, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- CHIP-8 Emulator in Rust☆13May 11, 2018Updated 8 years ago
- Develop easier☆10Aug 8, 2018Updated 8 years ago
- ☆14Apr 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆40Jan 11, 2026Updated 8 months ago
- ☆10May 20, 2022Updated 4 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- An FCC ID search URL shortener☆17May 17, 2022Updated 4 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago