Verilog Ethernet components for FPGA implementation
☆26Jun 26, 2023Updated 3 years ago
Alternatives and similar repositories for verilog-ethernet
Users that are interested in verilog-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 3 years ago
- ☆14Mar 1, 2023Updated 3 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)☆24Jun 28, 2022Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,473Jul 5, 2024Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 13 years ago
- SpaceWire Light☆20Jul 17, 2014Updated 12 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Jul 10, 2021Updated 5 years ago
- ☆82Feb 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jul 28, 2022Updated 4 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- ☆14Mar 27, 2026Updated 6 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Jul 21, 2022Updated 4 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- ☆10Apr 30, 2018Updated 8 years ago
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A FPGA implementation of the NTP and NTS protocols☆69May 31, 2023Updated 3 years ago
- an opensource project to enable TSN research with FAST☆38Jul 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 5 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago