kiwa3927 / PVconverterLinks
PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other. The applicable PV languages include x SVRF, PVS, PVRS, etc.
☆15Updated 4 years ago
Alternatives and similar repositories for PVconverter
Users that are interested in PVconverter are comparing it to the libraries listed below
Sorting:
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- Read Spectre PSF files☆69Updated 3 months ago
- A seamless python to Cadence Virtuoso Skill interface☆240Updated 8 months ago
- ☆151Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆104Updated 6 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆43Updated last year
- BAG framework☆30Updated 10 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Updated last year
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- Python script to convert image files to GDSII files☆67Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆50Updated 2 months ago
- Verilog-A simulation models☆84Updated last week
- ☆319Updated 4 months ago
- Machine Generated Analog IC Layout☆257Updated last year
- Advanced integrated circuits 2023☆32Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆77Updated 2 years ago
- A python3 gm/ID starter kit☆54Updated 2 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆20Updated 2 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆143Updated last month
- ☆91Updated this week
- Python iterface for Cadence LEF/DEF parser.☆26Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 2 months ago