A powerful and modern open-source architecture description language.
☆49Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for ArchC
Users that are interested in ArchC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Jun 5, 2024Updated 2 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- SoCRocket - Core Repository☆39Mar 6, 2017Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The RCA 1802 in Verilog☆21Dec 25, 2024Updated last year
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Toy support library for primitive graphics programming.☆13Jul 17, 2022Updated 4 years ago
- ☆23Apr 16, 2023Updated 3 years ago
- ☆15May 8, 2025Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Microbenchmarks for Aarch64 (Cortex A53)☆12Apr 19, 2023Updated 3 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 11 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- Portable library for binary (bi-valued) image processing☆14Jun 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 9 months ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 2 months ago
- My branch of the Cyclone programming language☆19Jul 8, 2011Updated 15 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- SQLite3 wrapper☆20Jun 27, 2026Updated 3 weeks ago