A powerful and modern open-source architecture description language.
☆49Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for ArchC
Users that are interested in ArchC are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Toy support library for primitive graphics programming.☆13Jul 17, 2022Updated 3 years ago
- Accellera SystemC Releases and Patches☆12Feb 3, 2018Updated 8 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- A Clang/LLVM add-on to enforce coding rules☆33Nov 15, 2013Updated 12 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- ☆17Jun 5, 2024Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- SQLite3 wrapper☆20Jan 10, 2026Updated last month
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 8 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- The RCA 1802 in Verilog☆21Dec 25, 2024Updated last year
- Inspector-gadget (a.k.a. PSHAPE - Practical Support for Half-Automated Program Exploitation) is an open source tool which assists analyst…☆27Dec 17, 2019Updated 6 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆25Dec 19, 2022Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- ☆27Feb 15, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- Lisp interpreter in Nim☆23Aug 20, 2021Updated 4 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- A library for testing responses of HTTP requests☆12Feb 11, 2022Updated 4 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- KiCAD PCB panelization helper☆30Nov 8, 2021Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago