A powerful and modern open-source architecture description language.
☆49Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for ArchC
Users that are interested in ArchC are comparing it to the libraries listed below
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Accellera SystemC Releases and Patches☆12Feb 3, 2018Updated 8 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- ☆17Jun 5, 2024Updated last year
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A Ghidra extension for running Kotlin scripts☆16May 21, 2020Updated 5 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆25Dec 19, 2022Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆37Jun 21, 2023Updated 2 years ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 9 years ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- ☆22Apr 16, 2023Updated 2 years ago
- The RCA 1802 in Verilog☆21Dec 25, 2024Updated last year
- Toy support library for primitive graphics programming.☆13Jul 17, 2022Updated 3 years ago
- Universal instruction selection☆12Jun 8, 2018Updated 7 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Oct 8, 2024Updated last year
- Carpet fractal genetic algorithm☆13Oct 4, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Portable library for binary (bi-valued) image processing☆14Jun 12, 2024Updated last year
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- ☆13Feb 24, 2025Updated last year
- A Clang/LLVM add-on to enforce coding rules☆33Nov 15, 2013Updated 12 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 10 years ago