A powerful and modern open-source architecture description language.
☆49Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for ArchC
Users that are interested in ArchC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆26Dec 19, 2022Updated 3 years ago
- A Ghidra extension for running Kotlin scripts☆16May 21, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Jun 5, 2024Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆38Jun 21, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- SoCRocket - Core Repository☆40Mar 6, 2017Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- The RCA 1802 in Verilog☆22Dec 25, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Universal instruction selection☆12Jun 8, 2018Updated 8 years ago
- ☆24Apr 16, 2023Updated 3 years ago
- ☆14May 8, 2025Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 4 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- ☆13Feb 24, 2025Updated last year
- Microbenchmarks for Aarch64 (Cortex A53)☆12Apr 19, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- RISC-V Virtual Prototype☆193Jul 21, 2026Updated last month
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- RISC-V Instruction Set Metadata☆43Oct 21, 2018Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 11 years ago
- FastCGI library for Nim☆15Jul 16, 2025Updated last year
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- Portable library for binary (bi-valued) image processing☆14Jun 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- laboratório de integração Lua com libuv para execução de scripts assíncronos e experimentação de POCs☆16Jan 28, 2025Updated last year
- A single instruction set processor architecture☆18Jul 31, 2017Updated 9 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 3 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 10 months ago
- My branch of the Cyclone programming language☆19Jul 8, 2011Updated 15 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago