A powerful and modern open-source architecture description language.
☆50Oct 18, 2017Updated 8 years ago
Alternatives and similar repositories for ArchC
Users that are interested in ArchC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆17Jun 5, 2024Updated last year
- A Ghidra extension for running Kotlin scripts☆16May 21, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆37Jun 21, 2023Updated 2 years ago
- Chunky Loop Analyzer: A Polyhedral Representation Extraction Tool for High Level Programs☆25Dec 19, 2022Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 9 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- ☆22Apr 16, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- Toy support library for primitive graphics programming.☆13Jul 17, 2022Updated 3 years ago
- Universal instruction selection☆12Jun 8, 2018Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 2 weeks ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- ☆13Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Clang/LLVM add-on to enforce coding rules☆34Nov 15, 2013Updated 12 years ago
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- RISC-V Instruction Set Metadata☆42Oct 21, 2018Updated 7 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- pre-release.☆12Jul 15, 2015Updated 10 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- FastCGI library for Nim☆14Jul 16, 2025Updated 9 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated last month
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- A single instruction set processor architecture☆18Jul 31, 2017Updated 8 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆11Oct 26, 2023Updated 2 years ago