hlslibs / ac_typesLinks
Algorithmic C Datatypes
☆132Updated this week
Alternatives and similar repositories for ac_types
Users that are interested in ac_types are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆166Updated last month
- Algorithmic C Math Library☆65Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆274Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆286Updated 2 weeks ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- high-performance RTL simulator☆182Updated last year
- The Task Parallel System Composer (TaPaSCo)☆111Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆229Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated this week
- Next generation CGRA generator☆116Updated last week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆295Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- ☆104Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 months ago
- FPGA tool performance profiling☆103Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆237Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆210Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆118Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆123Updated 4 months ago
- The specification for the FIRRTL language☆62Updated 2 weeks ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated last week