Algorithmic C Datatypes
☆135Jan 6, 2026Updated last month
Alternatives and similar repositories for ac_types
Users that are interested in ac_types are comparing it to the libraries listed below
Sorting:
- Algorithmic C Math Library☆67Jan 6, 2026Updated last month
- Algorithmic C Digital Signal Processing (DSP) Library☆52Jan 6, 2026Updated last month
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 8 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- ☆79Feb 7, 2026Updated 3 weeks ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- ☆209Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆342Feb 16, 2026Updated 2 weeks ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated 2 weeks ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week