Alternatives and similar repositories for pynq

Users that are interested in pynq are comparing it to the libraries listed below

• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆91Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆415Updated 11 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 8 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆337Updated this week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated last week
• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• antmicro / sv-bugpoint
  ☆32Updated 3 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated this week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆76Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• acceleratedtech / ssith-aws-fpga
  Host software for running SSITH processors on AWS F1 FPGAs
  ☆20Updated 4 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆118Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated last week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆298Updated this week
• phanrahan / magma
  magma circuits
  ☆263Updated last year
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆81Updated last week
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆103Updated last year
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆122Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆209Updated this week
• olofk / corescore
  CoreScore
  ☆169Updated last month
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆162Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆178Updated last week