Alternatives and similar repositories for pynq

Users that are interested in pynq are comparing it to the libraries listed below

• antmicro / sv-bugpoint
  ☆30Updated 3 weeks ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆82Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆324Updated this week
• acceleratedtech / ssith-aws-fpga
  Host software for running SSITH processors on AWS F1 FPGAs
  ☆19Updated 4 years ago
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆263Updated 3 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆407Updated 9 months ago
• cucapra / filament
  Fearless hardware design
  ☆181Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆84Updated 3 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 6 months ago
• efabless / ipm
  Open-source IPs Package Manager (IPM)
  ☆15Updated 7 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 6 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆164Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆153Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆359Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆212Updated 7 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆89Updated 3 weeks ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆120Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated last year
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆25Updated 12 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆55Updated 4 years ago
• phanrahan / magma
  magma circuits
  ☆262Updated 11 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆157Updated 4 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆161Updated 4 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆474Updated this week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆222Updated last week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆294Updated last week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last month