Alternatives and similar repositories for pynq

Users that are interested in pynq are comparing it to the libraries listed below

• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆322Updated last week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆80Updated this week
• sifferman / schematics
  Examples of how to Generate Schematics from SystemVerilog Synthesis Tools
  ☆22Updated last year
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• antmicro / sv-bugpoint
  ☆30Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated 11 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆55Updated 4 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 5 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 3 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆83Updated 2 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆119Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆293Updated this week
• acceleratedtech / ssith-aws-fpga
  Host software for running SSITH processors on AWS F1 FPGAs
  ☆19Updated 4 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆470Updated 2 weeks ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆114Updated last week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆161Updated last week
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆25Updated 12 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated 3 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆160Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆179Updated last month
• ucsc-vama / essent
  high-performance RTL simulator
  ☆175Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 2 months ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆138Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆342Updated this week
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆208Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week