Alternatives and similar repositories for pynq

Users that are interested in pynq are comparing it to the libraries listed below

• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated last week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆95Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• cucapra / filament
  Fearless hardware design
  ☆187Updated 5 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆146Updated last week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆256Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆373Updated 2 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆462Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆244Updated 4 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆105Updated last year
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆436Updated 3 years ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆301Updated this week
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆210Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆486Updated last week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆282Updated last year
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆275Updated 2 weeks ago
• phanrahan / magma
  magma circuits
  ☆264Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 3 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆426Updated 3 years ago
• antmicro / sv-bugpoint
  ☆34Updated 3 weeks ago
• acceleratedtech / ssith-aws-fpga
  Host software for running SSITH processors on AWS F1 FPGAs
  ☆20Updated 4 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆120Updated 8 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆119Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆38Updated 2 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆170Updated last month