freand76 / digsimLinks
An interactive digital logic simulator with verilog support (Yosys)
☆25Updated 3 weeks ago
Alternatives and similar repositories for digsim
Users that are interested in digsim are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- FPGA Development toolset☆20Updated 8 years ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆18Updated 6 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Digital Circuit rendering engine☆39Updated 3 months ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆16Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last week
- QuSoC demo projects and template☆23Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- Free open source EDA tools☆66Updated 6 years ago
- ☆19Updated last year
- A bit-serial CPU☆19Updated 6 years ago
- GSI Timing Gateware and Tools☆14Updated last week
- Soft USB for LiteX☆50Updated last month
- gnucap mirror (read only)☆29Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago