An interactive digital logic simulator with verilog support (Yosys)
☆28Apr 2, 2026Updated 3 months ago
Alternatives and similar repositories for digsim
Users that are interested in digsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆29Jun 21, 2026Updated last week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- GSI Timing Gateware and Tools☆14Jun 19, 2026Updated last week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated last year
- Artix7 SOM☆20Sep 9, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last month
- Radio program for GNU/Linux made in gtk3☆11Oct 25, 2020Updated 5 years ago
- CedarLogic: Free, Open Source Digital Logic Simulator☆43Mar 4, 2024Updated 2 years ago
- LSim (Logical SIMulator) is a tool to simulate digital logic circuits.☆20Apr 24, 2023Updated 3 years ago
- fork of python-jenkins for https://review.openstack.org/460363☆11Apr 27, 2017Updated 9 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- See and get in touch with your contacts from elementary OS☆25Jun 22, 2026Updated last week
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Updated this week
- ☆17Apr 7, 2022Updated 4 years ago
- Open Source HVS for geiger counters.☆11Jan 20, 2026Updated 5 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated 11 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- ☆23Jan 21, 2024Updated 2 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jun 22, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Mar 26, 2026Updated 3 months ago
- ☆12May 21, 2024Updated 2 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- ☆10Dec 17, 2025Updated 6 months ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Arduino style API for GD32 F1, GD32F3, GD32VF1, CH32F1, CH32V30x and STM32F1, FreeRTOS and Cmake build system included. Some rust was add…☆14Jun 24, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 轻量级终端打串口日志工具，代替MobaXterm、SecureCRT、PuTTy，直接用Windows Terminal控制。 Serialport terminal tool☆25Mar 17, 2026Updated 3 months ago
- Main repository for DIVE☆17Feb 25, 2022Updated 4 years ago
- ☆13Mar 13, 2026Updated 3 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- A Skulpt Python kernel for Jupyter☆14Mar 11, 2016Updated 10 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 8 months ago