Alternatives and similar repositories for digsim

Users that are interested in digsim are comparing it to the libraries listed below

• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated last week
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆22Updated 3 years ago
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 8 years ago
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated 4 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 3 months ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆29Updated 6 months ago
• olofk / qerv
  ☆17Updated 2 months ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated 6 months ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆26Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 2 years ago
• matijakevic / mcircuit
  A digital logic simulator inspired by Logisim.
  ☆49Updated 4 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• ra3xdh / qucsator_rf
  Qucsator-RF is RF circuit simulation kernel for Qucs-S
  ☆20Updated 2 months ago
• PandABlocks / PandABlocks-FPGA
  VHDL functional blocks with their simulations and test sequences
  ☆21Updated this week
• TinyTapeout / tinytapeout-03
  ☆16Updated last year
• bnoordhuis / tkgate
  A graphical editor and event-driven simulator for digital circuits
  ☆28Updated 3 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆28Updated 5 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 11 months ago
• TinyTapeout / tt-gds-action
  Tiny Tapeout GDS Action (using OpenLane)
  ☆12Updated 2 weeks ago
• kost / ulx3s-ghdl-examples
  ulx3s ghdl examples
  ☆14Updated 4 years ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆17Updated 5 months ago
• VHDPlus / VHDPlus_Libraries_and_Examples
  This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…
  ☆20Updated last year
• TinyTapeout / tinytapeout-08
  Tiny Tapeout 8
  ☆13Updated 6 months ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆60Updated 2 weeks ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• dcamarmas / creator
  CREATOR is a generic teaching simulator to program in assembly in which you can simulate the operation of different architectures on the …
  ☆16Updated last week
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆20Updated 2 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago