freand76 / digsimLinks
An interactive digital logic simulator with verilog support (Yosys)
☆25Updated 2 weeks ago
Alternatives and similar repositories for digsim
Users that are interested in digsim are comparing it to the libraries listed below
Sorting:
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- ☆18Updated 5 months ago
- This repository contain source code for ngspice and ghdl integration☆33Updated 9 months ago
- FPGA Development toolset☆20Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Simulation VCD waveform viewer, using old Motif UI☆27Updated 2 years ago
- wavedrom to verilog converter☆16Updated 4 years ago
- Digital Circuit rendering engine☆39Updated 2 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- Soft USB for LiteX☆50Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- GSI Timing Gateware and Tools☆14Updated last week
- QuSoC demo projects and template☆23Updated last year
- ☆16Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated 4 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 2 months ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Free open source EDA tools☆66Updated 6 years ago
- general-cores☆21Updated 3 months ago
- Digital Logic Simulator☆33Updated 4 years ago