freand76 / digsimLinks
An interactive digital logic simulator with verilog support (Yosys)
☆26Updated last week
Alternatives and similar repositories for digsim
Users that are interested in digsim are comparing it to the libraries listed below
Sorting:
- This repository contain source code for ngspice and ghdl integration☆33Updated last year
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- FPGA Development toolset☆20Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- wavedrom to verilog converter☆17Updated 4 years ago
- Digital Circuit rendering engine☆39Updated 5 months ago
- Simulation VCD waveform viewer, using old Motif UI☆28Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- ☆19Updated 8 months ago
- ulx3s ghdl examples☆14Updated 4 years ago
- Soft USB for LiteX☆50Updated 3 months ago
- ☆16Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- QuSoC demo projects and template☆23Updated last year
- gnucap mirror (read only)☆30Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- ☆19Updated 2 years ago
- This repository contains sample code integrating Renode with Verilator☆25Updated 7 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 5 years ago
- ☆18Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago