Alternatives and similar repositories for digsim

Users that are interested in digsim are comparing it to the libraries listed below

• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated last year
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated last month
• kost / ulx3s-ghdl-examples
  ulx3s ghdl examples
  ☆14Updated 4 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated 2 months ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆28Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 5 months ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• apertus-open-source-cinema / axiom-micro-mainboard
  axiom micro mainboard containing the cmos sensor, headers for plugin modules and more
  ☆40Updated 4 years ago
• VHDPlus / VHDPlus_Libraries_and_Examples
  This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…
  ☆20Updated last year
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆19Updated 3 years ago
• gnucap / gnucap
  gnucap mirror (read only)
  ☆30Updated last week
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 8 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 3 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆79Updated 3 years ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 5 years ago
• cclienti / wavedisp
  Python classes to create agnostic wave files for HDL simulator viewer
  ☆12Updated 5 years ago
• olofk / qerv
  ☆19Updated 8 months ago
• EvgenyMuryshkin / qusoc
  QuSoC demo projects and template
  ☆23Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated this week
• jck / riscv
  ☆19Updated 2 years ago
• Nic30 / sphinx-hwt
  Sphinx extension for visual documentation of hardware written in HWT
  ☆11Updated last month
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 4 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆75Updated last week
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆25Updated 7 months ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆133Updated last month
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆55Updated 3 weeks ago
• TinyTapeout / tinytapeout-03
  ☆16Updated last year
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆21Updated 3 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆74Updated 11 years ago