Alternatives and similar repositories for digsim:

Users that are interested in digsim are comparing it to the libraries listed below

• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• mrmcsoftware / CPUsimulator
  This is an HTML/Javascript CPU simulator and assembler for the CPU I designed. Originally, I created this CPU on paper many years ago for…
  ☆29Updated last year
• f0lg0 / netmon_cli
  A simple and lightweight terminal packet sniffer.
  ☆9Updated 4 years ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆10Updated 3 years ago
• JohanSmet / lsim
  LSim (Logical SIMulator) is a tool to simulate digital logic circuits.
  ☆20Updated last year
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated last month
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 9 months ago
• feilipu / ReGIS
  ReGIS, short for Remote Graphic Instruction Set, is a vector graphics markup language.
  ☆16Updated 7 months ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆17Updated 7 months ago
• YoWASP / nextpnr
  Unofficial nextpnr WebAssembly packages
  ☆16Updated last week
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• mortie / rv32i-logisim-cpu
  Implementation of RV32I in Logisim-evolution.
  ☆23Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• TinyTapeout / tinytapeout-08
  Tiny Tapeout 8
  ☆12Updated last month
• cederom / nuttx-fpga
  Apache NuttX RTOS on FPGA
  ☆14Updated last year
• CospanDesign / nysa
  FPGA Development toolset
  ☆20Updated 7 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• Chrismettal / FreeCAD-Behave-Dark-Preference-Pack
  Preference pack extending the Behave-Dark Stylesheet to all of FreeCAD
  ☆11Updated 6 months ago
• amaranth-farm / amgen
  command line tool for frequent amaranth HDL tasks (generate sources, show design)
  ☆12Updated 3 years ago
• TkTech / smartie
  Pure-python ATA/SATA/ATAPI/SCSI and disk enumeration library for Linux/Windows/OS X.
  ☆26Updated 3 months ago
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆26Updated last month
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆26Updated 4 years ago
• devbisme / pygmyhdl
  MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
  ☆19Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆37Updated last year
• kost / ulx3s-ghdl-examples
  ulx3s ghdl examples
  ☆14Updated 3 years ago
• sutajiokousagi / betrusted-soc
  betrusted.io main SoC design
  ☆12Updated 5 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 9 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• rj45 / digilogic
  digilogic is a high speed digital circuit simulator / schematic capture
  ☆26Updated this week