Announcements related to Verilator
☆44Nov 2, 2025Updated 9 months ago
Alternatives and similar repositories for verilator-announce
Users that are interested in verilator-announce are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 4 months ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21May 5, 2022Updated 4 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated last month
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A toolchain sub-project dedicated to build GNU toolchain for 32-bit bare-metal targets☆30Feb 3, 2025Updated last year
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- AnacondaCON 2019 GPU Deep Learning Tutorial☆16Jun 25, 2026Updated last month
- ☆10Sep 7, 2023Updated 2 years ago
- Emacs major mode for editing NAND hardware description language files (.hdl)☆14Nov 24, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilator open-source SystemVerilog simulator and lint system☆26Updated this week
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- ☆12May 20, 2021Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- Simple pytest(pytest.org) plugin which provides fixtures and code to help with running shell commands on tests☆19Oct 22, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆65Mar 13, 2025Updated last year
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- SystemVerilog to Verilog conversion☆747Mar 28, 2026Updated 4 months ago
- library to control Palazzetti (Fumis) Stove☆12May 26, 2026Updated 2 months ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 5 years ago