verilator / verilator-announceView external linksLinks
Announcements related to Verilator
☆44Nov 2, 2025Updated 3 months ago
Alternatives and similar repositories for verilator-announce
Users that are interested in verilator-announce are comparing it to the libraries listed below
Sorting:
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A simple library to use Rust's type system to handle endianness.☆17Jan 30, 2026Updated 2 weeks ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 10 months ago
- ☆15Mar 6, 2021Updated 4 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆41Feb 28, 2022Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆28Nov 3, 2025Updated 3 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 4 months ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- VHDL related news.☆27Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Pure C interface for CTP☆28Dec 26, 2025Updated last month
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- OSKM 开源知识地图 Knowledge Map of Open Source☆10Oct 10, 2023Updated 2 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- Sample code and notebooks for Generative AI on Google Cloud☆16Jan 2, 2024Updated 2 years ago
- OSVVM Documentation☆36Feb 9, 2026Updated last week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago