buxiangqimingle233 / pynq_based_cnn_accelerator
cnn accelerator in vivado HLS
☆9Updated 3 years ago
Alternatives and similar repositories for pynq_based_cnn_accelerator:
Users that are interested in pynq_based_cnn_accelerator are comparing it to the libraries listed below
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆9Updated 2 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Open-source of MSD framework☆16Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- ☆26Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago