leoheck / sublime-spice

Related projects ⓘ

Alternatives and complementary repositories for sublime-spice

• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆86Updated 2 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆94Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆69Updated 2 months ago
• ipbus / ipbus-firmware
  Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆41Updated 3 weeks ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 8 months ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆63Updated 3 weeks ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆229Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆97Updated 3 weeks ago
• robseb / rsyocto
  🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …
  ☆103Updated 3 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆42Updated 2 years ago
• lxTHU / vscode-spice
  VScode SPICE language support
  ☆27Updated 2 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆202Updated 2 weeks ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆70Updated 5 years ago
• idea-fasoc / fasoc
  ☆52Updated last year
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated 3 weeks ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated last month
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 4 months ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆89Updated this week
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆58Updated 2 weeks ago
• myhdl / site-myhdl
  myhdl.org website
  ☆13Updated 2 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆149Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆108Updated 3 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆70Updated 3 weeks ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆241Updated last week
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year