echoPinkApple / bilinearLinks
Bilinear interpolation realizes image scaling based on FPGA
☆26Updated 4 years ago
Alternatives and similar repositories for bilinear
Users that are interested in bilinear are comparing it to the libraries listed below
Sorting:
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆33Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- AXI Interconnect☆49Updated 3 years ago
- image processing based FPGA☆106Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆38Updated 11 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆36Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- Build an open source, extremely simple DMA.☆22Updated 6 years ago