Bilinear interpolation realizes image scaling based on FPGA
☆33Jul 11, 2020Updated 6 years ago
Alternatives and similar repositories for bilinear
Users that are interested in bilinear are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- video stream scaler based on FPGA and verilog☆20Mar 28, 2024Updated 2 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 9 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 4 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 8 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆30Mar 3, 2024Updated 2 years ago
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- ☆18Mar 30, 2025Updated last year
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 5 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated 2 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- All Digital Phase-Locked Loop☆15May 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆16Aug 7, 2022Updated 4 years ago
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- Simple FPGA-based Wavelet Image Compression☆15Dec 1, 2015Updated 10 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆25Jul 15, 2022Updated 4 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆26Nov 13, 2015Updated 10 years ago
- ☆15Dec 19, 2025Updated 10 months ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 4 years ago
- ☆23May 15, 2021Updated 5 years ago
- pytorchTocaffe☆11Mar 18, 2020Updated 6 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆11Feb 10, 2023Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆11Jan 18, 2022Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- Must-have verilog systemverilog modules☆40May 1, 2022Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago