Bilinear interpolation realizes image scaling based on FPGA
☆31Jul 11, 2020Updated 5 years ago
Alternatives and similar repositories for bilinear
Users that are interested in bilinear are comparing it to the libraries listed below
Sorting:
- video stream scaler based on FPGA and verilog☆17Mar 28, 2024Updated last year
- use Verilog HDL implemente bicubic interpolation in FPGA☆30Dec 31, 2019Updated 6 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- Phased Array Radar☆12Aug 15, 2012Updated 13 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆11Jul 25, 2025Updated 7 months ago
- Simple FPGA-based Wavelet Image Compression☆15Dec 1, 2015Updated 10 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆24Nov 13, 2015Updated 10 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆34Apr 21, 2021Updated 4 years ago
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena☆51Mar 16, 2021Updated 5 years ago
- ☆18Jun 19, 2021Updated 4 years ago
- ☆22May 15, 2021Updated 4 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Jul 21, 2023Updated 2 years ago
- 手写字母识别，使用过Python编写，在Pycharm环境下编译，使用BP神经网络进行分类☆20Aug 18, 2019Updated 6 years ago
- pytorchTocaffe☆11Mar 18, 2020Updated 6 years ago
- ☆14Mar 22, 2024Updated 2 years ago
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆12Feb 10, 2023Updated 3 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- Verilog Implementation of Otsu's algorithm☆13Jan 18, 2020Updated 6 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- 这是俺最近搞的，可以从百度地图上爬取一些城市的地点信息和路线规划用来做旅游推荐( ﹁ ﹁ ) ~→SQL文件会在月底左右加上的( •̀ ω •́ )y☆13Aug 24, 2019Updated 6 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Face recognition with loss of softmax, sphereface, cosface, arcface in pytorch of python3☆10Apr 27, 2020Updated 5 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- image processing based FPGA☆117Sep 2, 2021Updated 4 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆26Jun 21, 2024Updated last year
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- ☆14Jun 7, 2021Updated 4 years ago