yugithub / OFDM-baseband
Verilog实现OFDM基带
☆38Updated 8 years ago
Related projects: ⓘ
- IEEE 802.11 OFDM-based transceiver system☆29Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆48Updated 5 years ago
- ☆11Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆52Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- DVB-S2 LDPC Decoder☆24Updated 10 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆88Updated 9 months ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆16Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆18Updated 8 months ago
- AD9361 FM Radio Verilog LVDS☆11Updated 9 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆99Updated 9 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆41Updated 6 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆16Updated 12 years ago
- NMS_decode☆10Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆43Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆84Updated 2 months ago
- ☆10Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆19Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆20Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆15Updated last year
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆34Updated 5 years ago
- ☆23Updated this week
- MATLAB-based FIR filter design☆51Updated last week
- LDPC编码解码matlab代码和Verilog代码及资料☆40Updated 6 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆56Updated this week