yugithub / OFDM-basebandLinks
Verilog实现OFDM基带
☆44Updated 9 years ago
Alternatives and similar repositories for OFDM-baseband
Users that are interested in OFDM-baseband are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆39Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆120Updated 3 months ago
- ☆14Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- ☆19Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- My code repositry for common use.☆23Updated 3 years ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆87Updated 8 years ago