yugithub / OFDM-baseband
Verilog实现OFDM基带
☆42Updated 9 years ago
Alternatives and similar repositories for OFDM-baseband
Users that are interested in OFDM-baseband are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- ☆13Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- 软件无线电,使用FPGA进行正交解调。☆21Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆101Updated 10 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- NMS_decode☆13Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆20Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- ☆15Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated 2 months ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆142Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆16Updated 8 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago