Verilog实现OFDM基带
☆45Jan 22, 2016Updated 10 years ago
Alternatives and similar repositories for OFDM-baseband
Users that are interested in OFDM-baseband are comparing it to the libraries listed below
Sorting:
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- ☆14Dec 15, 2017Updated 8 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆458Jan 29, 2023Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆43Dec 15, 2017Updated 8 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last week
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆14Jan 24, 2022Updated 4 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆30Nov 28, 2019Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Oct 9, 2024Updated last year
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 2 years ago
- Simple IIO FM Radio receive example☆16Updated this week
- DRM transmitter and receiver implementation for the GNU Radio framework☆17Oct 8, 2015Updated 10 years ago
- A library of DSP functions for SDR, developed for XTRX SDR☆13Feb 3, 2023Updated 3 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Dec 17, 2020Updated 5 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆12Aug 3, 2020Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Jan 28, 2026Updated last month
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- This repository consists of the processing of the recieved GPS signals at the receiver side. MATLAB has been put to use. MATLAB to HDL ma…☆18Jul 12, 2017Updated 8 years ago
- implement simple OFDM system using C☆13Nov 11, 2015Updated 10 years ago
- XTRX PCI driver for linux☆18Mar 19, 2025Updated 11 months ago
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Tool to generate realistic GNSS signals. Inspired by the work of gps-sdr-sim☆18Jan 26, 2025Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Dec 18, 2018Updated 7 years ago
- ☆17Jun 5, 2024Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Εxercises for Specialized Topics in Antennas course in Faculty of Engineering of Aristotle's University of Thessaloniki☆15Mar 31, 2021Updated 4 years ago
- This is a Software Defined Radio(SDR) project implementing a DVB-T2 receiver.☆71Dec 13, 2025Updated 2 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- libgtp5gnl - netlink library for Linux kernel module 5G GTP-U☆16Jun 30, 2021Updated 4 years ago
- Vaisala Radiosonde Telemetry Receiver☆16Jul 19, 2021Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- GNU Radio OOT module for communicating with TI CC11xx based devices☆22May 6, 2022Updated 3 years ago