yugithub / OFDM-basebandLinks
Verilog实现OFDM基带
☆45Updated 10 years ago
Alternatives and similar repositories for OFDM-baseband
Users that are interested in OFDM-baseband are comparing it to the libraries listed below
Sorting:
- IEEE 802.11 OFDM-based transceiver system☆43Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆130Updated 2 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- ☆14Updated 8 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆205Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- Hardware Viterbi Decoder in verilog☆29Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Updated 7 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago
- ☆20Updated 4 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- NMS_decode☆14Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago