Alternatives and similar repositories for hls_ldpc_dec

Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below

• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆13Updated 4 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆67Updated 2 years ago
• Spartak0s / Polar-Codes-Hardware-VHDL
  Polar Codes Implementation on Vhdl
  ☆13Updated 9 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆50Updated 7 years ago
• hhping / LDPC_en-decoder
  LDPC编码解码matlab代码和Verilog代码及资料
  ☆46Updated 6 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆104Updated 11 months ago
• freecores / dvb_s2_ldpc_decoder
  DVB-S2 LDPC Decoder
  ☆27Updated 10 years ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆34Updated 7 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆35Updated 7 months ago
• blegal / Fast_LDPC_decoder_for_x86
  The source codes of the fast x86 LDPC decoder published
  ☆26Updated 4 years ago
• freedomhust / LDPC_MS
  最小和算法实现
  ☆10Updated 4 years ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆94Updated 2 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆43Updated 9 years ago
• simgunz / 802.11n-ldpc
  A matlab implementation of the 802.11n LDPC encoder and decoder
  ☆62Updated 3 years ago
• sudhamshu091 / ldpc-encoder-decoder
  ☆12Updated 3 years ago
• arun1993 / FPGA-Wireless-communication-blocks
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆22Updated 4 years ago
• liuguangxi / wifi_ldpc_codec
  Wi-Fi LDPC codec Verilog IP core
  ☆17Updated 5 years ago
• CodePurble / ldpc-fpga
  Playground for implementing LDPC codes on FPGA
  ☆16Updated 2 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆57Updated 6 years ago
• sainathiyer / Hardware-Implementation-of-Polar-Code-for-5G-Application-on-FPGA
  Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…
  ☆17Updated 3 years ago
• aff3ct / polar_decoder_gen
  This project is made to generate Polar decoders (unrolled decoders).
  ☆13Updated this week
• cea-wind / LDPCC
  Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.
  ☆62Updated 6 years ago
• crboth / LDPC_Decoder
  Low Density Parity Check Decoder
  ☆15Updated 8 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆49Updated 2 years ago
• robmaunder / ldpc-3gpp-matlab
  Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15
  ☆49Updated 4 years ago
• jfoshea / Viterbi-Decoder-in-Verilog
  An efficient implementation of the Viterbi decoding algorithm in Verilog
  ☆54Updated last year
• Mshivam2409 / LDPC-Decoder
  Implementation of Partially Parellel LDPC Code Decoder in Verilog
  ☆14Updated 4 years ago
• Lcrypto / Construct-Long-Length-Block-and-Convolutional-MET-QC-LDPC-
  construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…
  ☆29Updated last year
• Grootzz / AD9361_TX_GMSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
  ☆15Updated 6 years ago
• IMDEANetworksWNG / MIMORPH
  ☆28Updated last year