cea-wind / hls_ldpc_decLinks
Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆40Updated 6 years ago
Alternatives and similar repositories for hls_ldpc_dec
Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 10 months ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- The source codes of the fast x86 LDPC decoder published☆28Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- NMS_decode☆15Updated 5 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated last month
- Playing with Low-density parity-check codes☆96Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆24Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 5 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- MATLAB-based FIR filter design☆59Updated 11 months ago