cea-wind / hls_ldpc_dec
Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆37Updated 5 years ago
Alternatives and similar repositories for hls_ldpc_dec:
Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below
- NMS_decode☆11Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Playing with Low-density parity-check codes☆94Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆95Updated 9 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- 最小和算法实现☆11Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- ☆11Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆61Updated 3 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆61Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆51Updated 6 years ago
- matlab☆13Updated 6 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆109Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆98Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year