cea-wind / hls_ldpc_decLinks
Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆38Updated 6 years ago
Alternatives and similar repositories for hls_ldpc_dec
Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆71Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆109Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- The source codes of the fast x86 LDPC decoder published☆28Updated 4 years ago
- Playing with Low-density parity-check codes☆96Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆116Updated this week
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- Python productivity for RFSoC platforms☆78Updated 3 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- NMS_decode☆15Updated 4 years ago