cea-wind / hls_ldpc_decLinks
Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆42Updated 6 years ago
Alternatives and similar repositories for hls_ldpc_dec
Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- The source codes of the fast x86 LDPC decoder published☆29Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- NMS_decode☆15Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆125Updated 4 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Updated 6 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- Polar Codes Implementation on Vhdl☆14Updated 9 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆193Updated 7 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- A matlab implementation of the 802.11n LDPC encoder and decoder☆65Updated 4 years ago
- CUDA implementation of LDPC decoding algorithm☆40Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆187Updated 2 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆107Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago