cea-wind / hls_ldpc_dec
Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆36Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for hls_ldpc_dec
- NMS_decode☆11Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Playing with Low-density parity-check codes☆88Updated last year
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Playground for implementing LDPC codes on FPGA☆15Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- 最小和算法实现☆11Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- This project is made to generate Polar decoders (unrolled decoders).☆11Updated 4 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆60Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- matlab☆13Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- ☆12Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆103Updated 11 months ago
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆44Updated 3 years ago