Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
☆45May 2, 2019Updated 7 years ago
Alternatives and similar repositories for hls_ldpc_dec
Users that are interested in hls_ldpc_dec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- High-throughput LDPC decoder on GPU device (see published IEEE article)☆12Jan 25, 2019Updated 7 years ago
- NMS_decode☆14Jul 17, 2020Updated 5 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆15Jan 24, 2022Updated 4 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- Playing with Low-density parity-check codes☆101May 11, 2023Updated 3 years ago
- The source codes of the proposed NB-LDPC decoder published in IEEE Communications Letters☆12Jan 8, 2018Updated 8 years ago
- The source codes of the fast x86 LDPC decoder published☆29Oct 1, 2020Updated 5 years ago
- 5g ldpc codes☆130Mar 5, 2019Updated 7 years ago
- ☆10Apr 28, 2023Updated 3 years ago
- LDPC泛洪算法与行列分层算法☆11Nov 24, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 5G LDPC simulation based on MEX function.☆25Jul 24, 2018Updated 7 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆66Sep 22, 2021Updated 4 years ago
- LDPC-coded OFDM system on AWGN using Sum Product Algorithm (SPA)☆19Jul 7, 2017Updated 8 years ago
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆35Apr 28, 2023Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆51Aug 27, 2018Updated 7 years ago
- Wi-Fi LDPC codec Verilog IP core☆19Jun 5, 2026Updated last week
- PyBER is a graphic application dedicated to the display of the BER/FER simulation results.☆14Jan 7, 2024Updated 2 years ago
- 对不同码长不同码率的ldpc码进行编码仿真☆18Mar 3, 2020Updated 6 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆20Dec 1, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- Graphical user interface for tensor networks☆13Jul 27, 2020Updated 5 years ago
- Source code from the paper: A. Elkelesh, M. Ebada, S. Cammerer, L. Schmalen, and S. ten Brink, “Decoder-in-the-Loop: Genetic Optimization…☆24Oct 16, 2019Updated 6 years ago
- High performance narrow-band receiver. Most of the important parts are fabbed in the US. The superH is a 480MHz STM32H743 based SDR cap…☆18Jul 26, 2022Updated 3 years ago
- C and MATLAB implementation for LDPC encoding and decoding☆236Jan 18, 2026Updated 4 months ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Experimental development of a narrowband data modem for QO100☆12Jul 20, 2021Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆30Dec 17, 2020Updated 5 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Raspberry Pi satellite SDR base station for weather & telemetry☆14Sep 19, 2020Updated 5 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- ☆11Dec 19, 2021Updated 4 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago