通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
☆25Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for JESD204B
Users that are interested in JESD204B are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆17Jan 26, 2018Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆46Jun 22, 2021Updated 5 years ago
- verilog☆21Jun 26, 2023Updated 3 years ago
- ☆21Apr 1, 2026Updated 5 months ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章， 优秀项目☆37Apr 17, 2022Updated 4 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆59Oct 9, 2024Updated last year
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- a simple FPGA xdma demo based Memblaze☆26May 29, 2023Updated 3 years ago
- Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.☆24Nov 26, 2023Updated 2 years ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆13Mar 4, 2025Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆131Feb 24, 2026Updated 6 months ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- my graduate project about compensating phase noise in SC-FDE systems. Use MATLAB for simulation.☆22May 13, 2018Updated 8 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- 基于ov5640摄像头的实时显示☆16Jul 29, 2022Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Experiments in getting GNSS-SDR working with the HackRF One SDR☆19Mar 29, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 11 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆15Jan 3, 2022Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆32Jul 7, 2026Updated 2 months ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Matlab simulation of an EM algorithm based on HMM to blind channel equalization☆13Jun 16, 2018Updated 8 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago