lisliyongming / JESD204BView external linksLinks
通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
☆24Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for JESD204B
Users that are interested in JESD204B are comparing it to the libraries listed below
Sorting:
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 7 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- ☆20Jun 3, 2025Updated 8 months ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Nov 10, 2017Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆41Jun 22, 2021Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Oct 9, 2024Updated last year
- verilog☆21Jun 26, 2023Updated 2 years ago
- my graduate project about compensating phase noise in SC-FDE systems. Use MATLAB for simulation.☆21May 13, 2018Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Jul 21, 2019Updated 6 years ago
- DVB-S2 LDPC Decoder☆29Jul 17, 2014Updated 11 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Nov 21, 2024Updated last year
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 4 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- ☆33Jun 11, 2021Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆130Dec 5, 2025Updated 2 months ago
- Hardware Assisted IEEE 1588 IP Core☆30Jul 17, 2014Updated 11 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Apr 28, 2023Updated 2 years ago
- GMSK调制和解调matlab代码☆15Apr 22, 2023Updated 2 years ago
- ☆13Mar 2, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆209Nov 29, 2023Updated 2 years ago
- ☆11Sep 18, 2023Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Sep 9, 2024Updated last year
- Experimental development of a narrowband data modem for QO100☆12Jul 20, 2021Updated 4 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- CGAL based FEMs for EIT from segmentation files☆11Nov 3, 2020Updated 5 years ago
- ☆13Oct 1, 2025Updated 4 months ago
- ☆11Oct 24, 2024Updated last year
- ☆14Jun 21, 2023Updated 2 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- Algorithm to detect bursts in the EEG of preterm infants (Python version of an existing Matlab program)☆11Feb 17, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆13Mar 4, 2025Updated 11 months ago
- ISP☆13Nov 25, 2023Updated 2 years ago