lisliyongming/JESD204B external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

lisliyongming/JESD204B

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/lisliyongming/JESD204B)

Close

lisliyongming / JESD204BView on GitHubMore

• External links
• Readme badge

通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结

☆24Nov 8, 2019Updated 6 years ago

Alternatives and similar repositories for JESD204B

Users that are interested in JESD204B are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• eepro-bt / documents

  View on GitHub
  文档编写
  ☆13Sep 19, 2020Updated 5 years ago
• phthinh / OFDM_802_16

  View on GitHub
  IEEE 802.16 OFDM-based transceiver system
  ☆30Jul 21, 2019Updated 6 years ago
• corna / xilinx_axidma

  View on GitHub
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆15Jan 26, 2018Updated 8 years ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer

  View on GitHub
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆42Jun 22, 2021Updated 4 years ago
• Xilinx / wireless-xorif

  View on GitHub
  ☆20Apr 1, 2026Updated last month
• Proton VPN Special Offer - Get 70% off • Ad
  Special partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 13 years ago
• aq12138 / Git_Bilbili

  View on GitHub
  verilog
  ☆21Jun 26, 2023Updated 2 years ago
• freecores / dvb_s2_ldpc_decoder

  View on GitHub
  DVB-S2 LDPC Decoder
  ☆30Jul 17, 2014Updated 11 years ago
• suisuisi / FPGAandStudy

  View on GitHub
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆37Apr 17, 2022Updated 4 years ago
• gjolly / DVBS2

  View on GitHub
  Implementation of the DVBS2 standard using Matlab
  ☆15Feb 17, 2018Updated 8 years ago
• Teddy-van-Jerry / sdr-psk-fpga

  View on GitHub
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆55Oct 9, 2024Updated last year
• jdesbonnet / GNSS_SDR_HACKRF

  View on GitHub
  Experiments in getting GNSS-SDR working with the HackRF One SDR
  ☆16Mar 29, 2025Updated last year
• TheWrangler / PSTR17R5B

  View on GitHub
  使用DDS芯片AD9914产生线性扫频信号
  ☆12Dec 9, 2020Updated 5 years ago
• strath-sdr / rfsoc_qsfp_offload

  View on GitHub
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆28Mar 16, 2026Updated last month
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• JasonCarter92 / 16QAM-Transmitter-Reciever

  View on GitHub
  DSP University Project - Matlab, Simulations, and Verilog Files
  ☆14Jan 14, 2020Updated 6 years ago
• antmicro / jetson-agx-thor-baseboard

  View on GitHub
  Open hardware baseboard for Nvidia Jetson Thor AGX T5000 System on Module
  ☆32Apr 1, 2026Updated last month
• sonnyhcl / PYNQ-Light-Cube

  View on GitHub
  Light Cube using PYNQ
  ☆10Aug 4, 2018Updated 7 years ago
• pdblunt / GNSS_SWRX_NOOELEC_SDR

  View on GitHub
  Maltlab based software GNSS receiver for Nooelec SDR front ends
  ☆13Mar 4, 2025Updated last year
• fairwaves / UHD-Fairwaves

  View on GitHub
  Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.
  ☆25Nov 26, 2023Updated 2 years ago
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 11 years ago
• Istzqy / CIC-Filter

  View on GitHub
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆15Dec 25, 2023Updated 2 years ago
• Lcrypto / FEC-Archive-Verilog

  View on GitHub
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆82Apr 28, 2023Updated 3 years ago
• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 3 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• Xiao-Hu-Z / apollo_xiaohu

  View on GitHub
  ☆10Jul 15, 2022Updated 3 years ago
• analogdevicesinc / ad937x-filter-wizard

  View on GitHub
  MATLAB-based FIR filter and profile designer
  ☆10Jan 25, 2017Updated 9 years ago
• open-sdr / openofdm

  View on GitHub
  Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
  ☆132Feb 24, 2026Updated 2 months ago
• suisuisi / AXI4-Stream-FIR-filter

  View on GitHub
  AXI4-Stream FIR filter IP
  ☆19Nov 4, 2022Updated 3 years ago
• iyue-zhao / FPGA

  View on GitHub
  ISP
  ☆13Nov 25, 2023Updated 2 years ago
• Xilinx / wireless-apps

  View on GitHub
  Software, BSPs etc. for 5G wireless IP and PetaLinux
  ☆19Dec 14, 2022Updated 3 years ago
• qchen7 / FIR-Channel-Blind-Equalization-based-on-HMM-and-EM-Algorithm

  View on GitHub
  Matlab simulation of an EM algorithm based on HMM to blind channel equalization
  ☆13Jun 16, 2018Updated 7 years ago
• qxdn / 16QAM

  View on GitHub
  16QAM modulation and demodulation by Verilog
  ☆21Jan 4, 2021Updated 5 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆13Jan 3, 2022Updated 4 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• Atlantic777 / mpudp

  View on GitHub
  Multi-path UDP protocol - an example implementation
  ☆10Jul 6, 2015Updated 10 years ago
• luyixdu / ZYNQ_ov5640_hdmi_frame_difference

  View on GitHub
  帧差法运动目标检测，基于ZYNQ7020
  ☆84Jul 9, 2021Updated 4 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 2 years ago
• j1s1e1 / VerilogTurboCodeMaxProduct

  View on GitHub
  Turbo coder and decoder
  ☆12Oct 11, 2023Updated 2 years ago
• opencomputeproject / ODSA-BoW

  View on GitHub
  Repo for all activity related to the ODSA Bunch of Wires Specification
  ☆30Jan 25, 2024Updated 2 years ago
• mohamed / zynq_echo_servers

  View on GitHub
  UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform
  ☆12Apr 15, 2014Updated 12 years ago
• BBN-Q / VHDL-JESD204b

  View on GitHub
  JESD204b modules in VHDL
  ☆30Apr 18, 2019Updated 7 years ago