通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
☆24Nov 8, 2019Updated 6 years ago
Alternatives and similar repositories for JESD204B
Users that are interested in JESD204B are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 文档编写☆14Sep 19, 2020Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆44Jun 22, 2021Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆37Apr 17, 2022Updated 4 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- 基于ov5640摄像头的实时显示☆16Jul 29, 2022Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆56Oct 9, 2024Updated last year
- ☆14Jan 23, 2024Updated 2 years ago
- Experiments in getting GNSS-SDR working with the HackRF One SDR☆19Mar 29, 2025Updated last year
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆29Mar 16, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Open hardware baseboard for Nvidia Jetson Thor AGX T5000 System on Module☆34Apr 1, 2026Updated 2 months ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆13Mar 4, 2025Updated last year
- Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.☆25Nov 26, 2023Updated 2 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆16Dec 25, 2023Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆83Apr 28, 2023Updated 3 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- my graduate project about compensating phase noise in SC-FDE systems. Use MATLAB for simulation.☆22May 13, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MATLAB-based FIR filter and profile designer☆10Jan 25, 2017Updated 9 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆132Feb 24, 2026Updated 3 months ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- ☆33Jun 11, 2021Updated 5 years ago
- Matlab simulation of an EM algorithm based on HMM to blind channel equalization☆13Jun 16, 2018Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI☆18Mar 28, 2018Updated 8 years ago
- 帧差法运动目标检测，基于ZYNQ7020☆85Jul 9, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆237Nov 29, 2023Updated 2 years ago