lisliyongming / JESD204BLinks
通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
☆23Updated 5 years ago
Alternatives and similar repositories for JESD204B
Users that are interested in JESD204B are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- Verilog实现OFDM基带☆44Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated 3 weeks ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆50Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- verilog☆21Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆71Updated 3 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆166Updated last year
- NMS_decode☆15Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- FPGA☆127Updated 5 years ago