- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆55Sep 17, 2017Updated 8 years ago
Alternatives and similar repositories for Design-and-Verification-of-LDPC-Decoder
Users that are interested in Design-and-Verification-of-LDPC-Decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- NMS_decode☆14Jul 17, 2020Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆20Jun 30, 2026Updated 3 weeks ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆66Sep 22, 2021Updated 4 years ago
- LDPC-coded OFDM system on AWGN using Sum Product Algorithm (SPA)☆19Jul 7, 2017Updated 9 years ago
- ☆35Mar 25, 2022Updated 4 years ago
- C and MATLAB implementation for LDPC encoding and decoding☆238Jan 18, 2026Updated 6 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 3 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.☆125May 22, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- Playing with Low-density parity-check codes☆101May 11, 2023Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- We provide a Deep learning method for LDPC decoding☆77Mar 31, 2021Updated 5 years ago
- 5g ldpc codes☆132Mar 5, 2019Updated 7 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FIPS 202 compliant SHA-3 core in Verilog☆24Oct 8, 2020Updated 5 years ago
- 对不同码长不同码率的ldpc码进行编码仿真☆18Mar 3, 2020Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- 包含极化码（Polar Code）的简单编码 、SC译码以及beta构造法代码，直接运行即可，辅助初学者入门。☆18Aug 26, 2025Updated 11 months ago
- LDPC编码解码matlab代码和Verilog代码及资料☆51Aug 27, 2018Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Verilog implementation of the SHA-512 hash function.☆46Jan 17, 2026Updated 6 months ago
- Polar Codes MatLab☆21Aug 3, 2017Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago