biren15 / Design-and-Verification-of-LDPC-DecoderLinks
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆52Updated 8 years ago
Alternatives and similar repositories for Design-and-Verification-of-LDPC-Decoder
Users that are interested in Design-and-Verification-of-LDPC-Decoder are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- NMS_decode☆15Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- 最小和算法实现☆10Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last year
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- IEEE 802.11 OFDM-based transceiver system☆39Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year