biren15 / Design-and-Verification-of-LDPC-Decoder
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆50Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-LDPC-Decoder:
Users that are interested in Design-and-Verification-of-LDPC-Decoder are comparing it to the libraries listed below
- NMS_decode☆11Updated 4 years ago
- 最小和算法实现☆10Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆60Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- ☆11Updated 3 years ago
- Polar Codes Implementation on Vhdl