biren15 / Design-and-Verification-of-LDPC-Decoder
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆44Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for Design-and-Verification-of-LDPC-Decoder
- 最小和算法实现☆11Updated 4 years ago
- NMS_decode☆11Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆13Updated last month
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- ☆24Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Updated 10 months ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- fpga i2c slave verilog hdl rtl☆11Updated 8 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆43Updated 2 years ago
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- Verilog based BCH encoder/decoder☆114Updated 2 years ago