biren15 / Design-and-Verification-of-LDPC-DecoderLinks
- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆52Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-LDPC-Decoder
Users that are interested in Design-and-Verification-of-LDPC-Decoder are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- NMS_decode☆15Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆115Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- 最小和算法实现☆10Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆24Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆59Updated 6 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- AXI4 BFM in Verilog☆32Updated 8 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 5 years ago