- Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H m…
☆54Sep 17, 2017Updated 9 years ago
Alternatives and similar repositories for Design-and-Verification-of-LDPC-Decoder
Users that are interested in Design-and-Verification-of-LDPC-Decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- NMS_decode☆14Jul 17, 2020Updated 6 years ago
- DVB-S2 LDPC Decoder☆32Jul 17, 2014Updated 12 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆21Updated this week
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- ☆10May 3, 2022Updated 4 years ago
- A matlab implementation of the 802.11n LDPC encoder and decoder☆67Sep 22, 2021Updated 5 years ago
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆35Apr 28, 2023Updated 3 years ago
- LDPC-coded OFDM system on AWGN using Sum Product Algorithm (SPA)☆19Jul 7, 2017Updated 9 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆16Jan 24, 2022Updated 4 years ago
- Implementation of Progressive Edge Growth algorithm in Tanner Graphs for short cycle free LDPC code construction☆28May 31, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Playing with Low-density parity-check codes☆102May 11, 2023Updated 3 years ago
- ☆35Mar 25, 2022Updated 4 years ago
- Bluespec H.264 Decoder☆13Jul 17, 2014Updated 12 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Exact BP decoder. EG, PG, PEG-ACE, 80211n, 80216e LDPC codes. Many modulation schemes.☆125May 22, 2019Updated 7 years ago
- We provide a Deep learning method for LDPC decoding☆78Mar 31, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hyper Graph Network Decoders for Block Codes☆25Feb 19, 2020Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- 5g ldpc codes☆132Aug 28, 2026Updated 2 months ago
- 对不同码长不同码率的ldpc码进行编码仿真☆18Mar 3, 2020Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆22Apr 15, 2018Updated 8 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆50Aug 27, 2018Updated 8 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 6 years ago
- ☆15Oct 27, 2024Updated 2 years ago
- Polar Codes MatLab☆21Aug 3, 2017Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 9 months ago
- 包含极化码（Polar Code）的简单编码、SC译码以及beta构造法代码，直接运行即可，辅助初学者入门。☆19Aug 26, 2025Updated last year