Dual-Mode PSK Transceiver on SDR With FPGA
☆53Oct 9, 2024Updated last year
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆214Nov 29, 2023Updated 2 years ago
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62May 18, 2019Updated 6 years ago
- 基于MATLAB的OFDM仿真，包含了BPSK、QPSK、QAM调制方式和解调，以及AWGN高斯白噪声信道和TDL信道☆17Jan 31, 2024Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆12Jul 29, 2016Updated 9 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- An open source GNSS receiver☆81Feb 20, 2026Updated last month
- ☆17Jul 10, 2023Updated 2 years ago
- RTL implementation of components for DVB-S2☆138May 1, 2023Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆122Jul 7, 2025Updated 8 months ago
- Using Software Designed Radio to transmit & receive FM signal☆48Apr 2, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- OpenHT FPGA design☆35Jun 24, 2024Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated last year
- FPGA for uSDR☆21Feb 22, 2026Updated last month
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆102Jan 18, 2024Updated 2 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆35Apr 21, 2021Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆19Jan 4, 2026Updated 2 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Apr 28, 2023Updated 2 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner☆21Nov 12, 2021Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 5 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 6 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27Updated this week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated last month
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Codes of different calibration routines: IMU vs CAMERA, CAMERA vs LASER, Ground truth camera vs earth's cs☆15Jan 28, 2014Updated 12 years ago
- QSPI flash support for Xilinx's Zynq devices☆27Jul 28, 2020Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆30Dec 17, 2020Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆46Dec 30, 2023Updated 2 years ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆13Mar 4, 2025Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆225Apr 29, 2025Updated 11 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆133Dec 26, 2025Updated 3 months ago