Dual-Mode PSK Transceiver on SDR With FPGA
☆60Oct 9, 2024Updated 2 years ago
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆252Nov 29, 2023Updated 2 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆24Oct 1, 2024Updated 2 years ago
- Minimum shift keying top module for PLUTO FPGA☆18Jul 17, 2026Updated 3 months ago
- ☆13Jul 29, 2016Updated 10 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆68May 18, 2019Updated 7 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆14Feb 19, 2022Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- An open source GNSS receiver☆92Jul 20, 2026Updated 3 months ago
- Over-engineered SDR development board☆57Mar 26, 2026Updated 6 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- AD7606 driver verilog☆52May 22, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated 7 months ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆29Oct 1, 2026Updated 2 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆129Jul 7, 2025Updated last year
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 10, 2023Updated 3 years ago
- AD9361 based USB3 SDR☆131Oct 3, 2017Updated 9 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated 2 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆16May 13, 2022Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated last week
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago