Dual-Mode PSK Transceiver on SDR With FPGA
☆56Oct 9, 2024Updated last year
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆237Nov 29, 2023Updated 2 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆23Oct 1, 2024Updated last year
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆63May 18, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 基于MATLAB的OFDM仿真，包含了BPSK、QPSK、QAM调制方式和解调，以及AWGN高斯白噪声信道和TDL信道☆18Jan 31, 2024Updated 2 years ago
- ☆13Jul 29, 2016Updated 9 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆16Jan 7, 2020Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- An open source GNSS receiver☆85Apr 7, 2026Updated 2 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆126Jul 7, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆12Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated 2 years ago
- FPGA for uSDR☆23Apr 18, 2026Updated 2 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆103Jan 18, 2024Updated 2 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆83Apr 28, 2023Updated 3 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner☆21Nov 12, 2021Updated 4 years ago
- Formulas and constants from the 802.11 standards, in machine-readable formats☆14Sep 20, 2013Updated 12 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆55Mar 27, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆28May 4, 2026Updated last month
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated 3 months ago
- QSPI flash support for Xilinx's Zynq devices☆29Jul 28, 2020Updated 5 years ago
- Codes of different calibration routines: IMU vs CAMERA, CAMERA vs LASER, Ground truth camera vs earth's cs☆15Jan 28, 2014Updated 12 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆30Dec 17, 2020Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆231Apr 29, 2025Updated last year