Dual-Mode PSK Transceiver on SDR With FPGA
☆55Oct 9, 2024Updated last year
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆227Nov 29, 2023Updated 2 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆15Mar 25, 2025Updated last year
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆63May 18, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 基于MATLAB的OFDM仿真，包含了BPSK、QPSK、QAM调制方式和解调，以及AWGN高斯白噪声信道和TDL信道☆18Jan 31, 2024Updated 2 years ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆16Jan 7, 2020Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- An open source GNSS receiver☆83Apr 7, 2026Updated last month
- RTL implementation of components for DVB-S2☆139May 1, 2023Updated 3 years ago
- ☆17Jul 10, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆123Jul 7, 2025Updated 10 months ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated last year
- FPGA for uSDR☆22Apr 18, 2026Updated 3 weeks ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆102Jan 18, 2024Updated 2 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆36Apr 21, 2021Updated 5 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆19Jan 4, 2026Updated 4 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆83Apr 28, 2023Updated 3 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner☆21Nov 12, 2021Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- 组合导航-汽车航位推算☆10Feb 19, 2023Updated 3 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27May 4, 2026Updated last week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated 2 months ago
- Codes of different calibration routines: IMU vs CAMERA, CAMERA vs LASER, Ground truth camera vs earth's cs☆15Jan 28, 2014Updated 12 years ago
- QSPI flash support for Xilinx's Zynq devices☆28Jul 28, 2020Updated 5 years ago