Teddy-van-Jerry / sdr-psk-fpga
Dual-Mode PSK Transceiver on SDR With FPGA
☆20Updated last month
Related projects ⓘ
Alternatives and complementary repositories for sdr-psk-fpga
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆53Updated last year
- Verilog实现OFDM基带☆39Updated 8 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆24Updated 2 months ago
- MATLAB toolbox for ADI transceiver products☆56Updated last week
- IEEE 802.11 OFDM-based transceiver system☆30Updated 6 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆85Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆90Updated last year
- IEEE 802.16 OFDM-based transceiver system☆20Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- MATLAB toolbox for ADI high speed converter products☆18Updated 2 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆15Updated 5 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated this week
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Python productivity for RFSoC platforms☆55Updated 5 months ago
- RTL implementation of components for DVB-S2☆111Updated last year
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- pynq framework for antsdr☆33Updated 5 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- ☆27Updated 8 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- Using Software Designed Radio to transmit & receive FM signal☆42Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆43Updated 7 months ago