Teddy-van-Jerry / sdr-psk-fpgaLinks
Dual-Mode PSK Transceiver on SDR With FPGA
☆50Updated last year
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below
Sorting:
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 3 weeks ago
- MATLAB-based FIR filter design☆62Updated last year
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆129Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated last week
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 9 months ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Updated 7 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆40Updated last year
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated last year
- Using Software Designed Radio to transmit & receive FM signal☆48Updated 7 years ago
- 用Verilog语言编写,实现2FSK,2PSK, 2DPSK, QPSK调制解调☆43Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆202Updated 2 years ago
- ☆28Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated this week
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆247Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago