Dual-Mode PSK Transceiver on SDR With FPGA
☆60Oct 9, 2024Updated 2 years ago
Alternatives and similar repositories for sdr-psk-fpga
Users that are interested in sdr-psk-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Minimum shift keying top module for PLUTO FPGA☆18Jul 17, 2026Updated 3 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆253Nov 29, 2023Updated 2 years ago
- ☆13Jul 29, 2016Updated 10 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆69May 18, 2019Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆106Jan 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated 2 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- An open source GNSS receiver☆93Jul 20, 2026Updated 3 months ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- https://caravel-user-project.readthedocs.io☆18Mar 29, 2022Updated 4 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆129Jul 7, 2025Updated last year
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆15Feb 19, 2022Updated 4 years ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆15Feb 5, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Buildable firmware + FPGA/HDL devkit for the PlutoSky R1 / Fishball7020 / 7020-SDR (Zynq XC7Z020 + AD9361, 2T2R) — rebuild every SD-card …☆17Oct 5, 2026Updated last month
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Oct 21, 2026Updated 2 weeks ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆59Feb 22, 2026Updated 8 months ago
- 在FPGA端实现JPEG编码（开发中……☆13Oct 17, 2024Updated 2 years ago
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆14Mar 4, 2025Updated last year
- ☆14Dec 6, 2022Updated 3 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- AD7606 driver verilog☆52May 22, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AD9361 based USB3 SDR☆135Oct 3, 2017Updated 9 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆29Oct 1, 2026Updated last month
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 7 years ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- SATRE modem Two Way Satellite Time and Frequency Transfer receiver implemented as a GNU Radio processing block☆18Oct 28, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Jul 10, 2023Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- Microcontroller benchmark codes for radiation testing.☆13Jun 14, 2023Updated 3 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- RTL implementation of components for DVB-S2☆150May 25, 2026Updated 5 months ago
Are these results useful?