Teddy-van-Jerry / sdr-psk-fpga
Dual-Mode PSK Transceiver on SDR With FPGA
☆21Updated last month
Related projects ⓘ
Alternatives and complementary repositories for sdr-psk-fpga
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆24Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- MATLAB-based FIR filter design☆51Updated 2 months ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆22Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- MATLAB toolbox for ADI high speed converter products☆18Updated 3 weeks ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago