dshekhalev / FECLinks
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆104Updated 11 months ago
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- RTL implementation of components for DVB-S2☆118Updated 2 years ago
- NMS_decode☆13Updated 4 years ago
- 最小和算法实现☆10Updated 4 years ago
- Verilog实现OFDM基带☆43Updated 9 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆184Updated last year
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆207Updated last month
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 2 months ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Python productivity for RFSoC platforms☆72Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago