dshekhalev / FECLinks
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆127Updated last month
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆57Updated 2 years ago
- Polar Codes Implementation on Vhdl☆15Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆49Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Verilog based BCH encoder/decoder☆130Updated 3 years ago
- Python productivity for RFSoC platforms☆85Updated last month
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆246Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆88Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆53Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆219Updated 7 months ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Verilog digital signal processing components☆162Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆128Updated 3 weeks ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 4 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago