FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆151Oct 11, 2026Updated this week
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- Verilog based BCH encoder/decoder☆140Sep 26, 2022Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆17Jun 25, 2025Updated last year
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 11 months ago
- Iterative decoding of turbo codes using the Soft Output Viterbi Algorithm (SOVA)☆11Feb 5, 2021Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- User BCH encode/decode library based on bch module from linux kernel☆33May 22, 2015Updated 11 years ago
- Reusable C++ coding-related code library☆56Jun 22, 2026Updated 3 months ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆23Jul 20, 2022Updated 4 years ago
- Turbo code with BPSK or GMSK☆11Nov 17, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- My implementation of LDPC codes. For details visit: https://yairmz.github.io/LDPC/☆37Jun 5, 2024Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- An open-source library for Python 3 providing tools for analysis and simulation of analog and digital communication systems.☆100Updated this week
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 6 years ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆24Feb 7, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Machine Learning and Optimization for Communications Systems☆14Jun 8, 2026Updated 4 months ago
- Fast multi-thread FEC simulator & library of efficient digital communication algorithms for SDR.☆607Sep 11, 2026Updated last month
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆60Oct 9, 2024Updated 2 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆27Dec 17, 2019Updated 6 years ago
- Generate a Deep Neural Network for Equalization of Optical channels☆17Aug 12, 2021Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- List of open source channel coding projects and libraries.☆146Dec 26, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Low density parity check codes. Encoder and belief propagation decoder written in C++.☆38Jun 1, 2020Updated 6 years ago
- Experimentation code for ETSO GMR-1 satellite telephony networks; mirror of https://gitea.osmocom.org/satellite/osmo-gmr☆17Oct 21, 2022Updated 3 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- C++ implementation of Reed-Solomon encoding/decoding☆18Feb 9, 2024Updated 2 years ago
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago