FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆129Dec 26, 2025Updated 2 months ago
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆81Apr 28, 2023Updated 2 years ago
- RTL implementation of components for DVB-S2☆136May 1, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Apr 29, 2025Updated 10 months ago
- Verilog based BCH encoder/decoder☆132Sep 26, 2022Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆18Jun 25, 2025Updated 8 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated last month
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆19Feb 7, 2026Updated 3 weeks ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆52Oct 9, 2024Updated last year
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- An open-source library for Python 3 providing tools for analysis and simulation of analog and digital communication systems.☆94Dec 21, 2025Updated 2 months ago
- Iterative decoding of turbo codes using the Soft Output Viterbi Algorithm (SOVA)☆10Feb 5, 2021Updated 5 years ago
- Generate a Deep Neural Network for Equalization of Optical channels☆16Aug 12, 2021Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- My implementation of LDPC codes. For details visit: https://yairmz.github.io/LDPC/☆35Jun 5, 2024Updated last year
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Reed Solomon BCH encoder and decoder☆153Dec 15, 2023Updated 2 years ago
- A Matlab code for the "Maximum Likelihood Sequence Detection" for any CPM modulation (GMSK-RECT-RC....) using the Viterbi Algorithm.☆24Jun 13, 2021Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42May 2, 2019Updated 6 years ago
- Turbo code with BPSK or GMSK☆11Nov 17, 2022Updated 3 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Sep 18, 2020Updated 5 years ago
- Model-Free End-to-End Deep Learning of Joint Geometric and Probabilistic Shaping for Optical Fiber Communication in IM/DD System☆12Mar 26, 2025Updated 11 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- Matlab codes for Unsourced Multiple Access With Random User Activity by K.-H. Ngo, A. Lancho, G. Durisi, and A. Graell i Amat☆12May 26, 2023Updated 2 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Code for "DeepPolar codes", ICML 2024☆12May 7, 2024Updated last year
- A set of Python class implementing basic several turbo-algorithms (e.g. : turbo-decoding)☆13Aug 31, 2020Updated 5 years ago