dshekhalev / FECLinks
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆105Updated last year
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆37Updated 8 months ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- NMS_decode☆13Updated 4 years ago
- 最小和算法实现☆10Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 3 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated last month
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆78Updated 5 months ago