dshekhalev / FECLinks
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆121Updated last year
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Python productivity for RFSoC platforms☆80Updated last week
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆231Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆211Updated 5 months ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆118Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 10 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Verilog实现OFDM基带☆44Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆84Updated 8 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago