FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆139Apr 24, 2026Updated last week
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆82Apr 28, 2023Updated 3 years ago
- RTL implementation of components for DVB-S2☆139May 1, 2023Updated 3 years ago
- Verilog based BCH encoder/decoder☆132Sep 26, 2022Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆226Apr 29, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆17Jun 25, 2025Updated 10 months ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Iterative decoding of turbo codes using the Soft Output Viterbi Algorithm (SOVA)☆10Feb 5, 2021Updated 5 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 6 months ago
- Reed Solomon BCH encoder and decoder☆153Dec 15, 2023Updated 2 years ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆21Feb 7, 2026Updated 2 months ago
- Reusable C++ coding-related code library☆54Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- User BCH encode/decode library based on bch module from linux kernel☆33May 22, 2015Updated 10 years ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 weeks ago
- My implementation of LDPC codes. For details visit: https://yairmz.github.io/LDPC/☆35Jun 5, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- An open-source library for Python 3 providing tools for analysis and simulation of analog and digital communication systems.☆94Apr 13, 2026Updated 3 weeks ago
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Turbo code with BPSK or GMSK☆11Nov 17, 2022Updated 3 years ago
- Machine Learning and Optimization for Communications Systems☆14Mar 9, 2026Updated last month
- Generate a Deep Neural Network for Equalization of Optical channels☆16Aug 12, 2021Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆55Oct 9, 2024Updated last year
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- Experimentation code for ETSO GMR-1 satellite telephony networks; mirror of https://gitea.osmocom.org/satellite/osmo-gmr☆18Oct 21, 2022Updated 3 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fast multi-thread FEC simulator & library of efficient digital communication algorithms for SDR.☆574Apr 20, 2026Updated 2 weeks ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆44May 2, 2019Updated 7 years ago
- List of open source channel coding projects and libraries.☆139Dec 26, 2021Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 4 years ago
- C++ implementation of Reed-Solomon encoding/decoding☆18Feb 9, 2024Updated 2 years ago
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago