dshekhalev / FECLinks
FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
☆124Updated 2 weeks ago
Alternatives and similar repositories for FEC
Users that are interested in FEC are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆241Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- RTL implementation of components for DVB-S2☆129Updated 2 years ago
- Verilog based BCH encoder/decoder☆127Updated 3 years ago
- Polar Codes Implementation on Vhdl☆14Updated 9 years ago
- Python productivity for RFSoC platforms☆84Updated last month
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆215Updated 7 months ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆125Updated 4 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago