OpenResearchInstitute / dvb_fpga
RTL implementation of components for DVB-S2
☆117Updated 2 years ago
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below
Sorting:
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆206Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆101Updated 10 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆89Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- ANTSDR Firmware☆134Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆68Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated 2 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- AD9361 based USB3 SDR☆111Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆27Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- Playing with Low-density parity-check codes☆94Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆21Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- pynq framework for antsdr☆34Updated 11 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆86Updated 5 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated last month
- A basic Soft(Gate)ware Defined Radio architecture☆84Updated last year
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆67Updated 4 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- Python productivity for RFSoC platforms☆68Updated 11 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆181Updated last year
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- IIO blocks for GNU Radio☆100Updated last year