RTL implementation of components for DVB-S2
☆146May 25, 2026Updated 2 months ago
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 4 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Jul 6, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- A DVB-GSE interface for GNU Radio☆30Aug 27, 2025Updated 11 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆146Jul 20, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A DVB-S2 and DVB-S2X transmitter for GNU Radio☆163Aug 26, 2025Updated 11 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- DVB-S2 Receiver Extensions for GNU Radio☆130Jul 28, 2024Updated 2 years ago
- Lightweight, portable software-defined radio☆167Dec 1, 2022Updated 3 years ago
- Minimum shift keying top module for PLUTO FPGA☆16Jul 17, 2026Updated 3 weeks ago
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆72Aug 26, 2025Updated 11 months ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- ☆33Jul 15, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆233Apr 29, 2025Updated last year
- DATV-Express GUI source code☆29Jan 15, 2016Updated 10 years ago
- PlutoSDR standalone ADS-B decoder and FR24 feeder (using readsb)☆20Jan 19, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆38Sep 11, 2025Updated 10 months ago
- Tools and documentation to aid in modifying the ADI ADALM Pluto firmware☆36Nov 9, 2022Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆58Oct 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- A simple library to get I/Q symbols from a MPEG Transport stream☆16Oct 16, 2019Updated 6 years ago
- VHDL related news.☆27Updated this week
- This is a Software Defined Radio(SDR) project implementing a DVB-T2 receiver.☆77Mar 14, 2026Updated 4 months ago
- Playing with Low-density parity-check codes☆101May 11, 2023Updated 3 years ago
- Matlab Simulation for DVB-S☆12Apr 24, 2016Updated 10 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆85Apr 28, 2023Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 12 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆127Jul 7, 2025Updated last year
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆28May 4, 2026Updated 3 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆65May 18, 2019Updated 7 years ago
- GNURadio block to determine unkown symbol rates☆19Mar 25, 2022Updated 4 years ago