RTL implementation of components for DVB-S2
☆136May 1, 2023Updated 2 years ago
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below
Sorting:
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Jul 6, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 3 years ago
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆68Aug 26, 2025Updated 6 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- A DVB-S2 and DVB-S2X transmitter for GNU Radio☆154Aug 26, 2025Updated 6 months ago
- A DVB-GSE interface for GNU Radio☆30Aug 27, 2025Updated 6 months ago
- Low Density Parity Check Decoder☆18Sep 12, 2016Updated 9 years ago
- DVB-S2 Receiver Extensions for GNU Radio☆125Jul 28, 2024Updated last year
- ☆33Apr 30, 2023Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Dec 26, 2025Updated 2 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Apr 29, 2025Updated 10 months ago
- Lightweight, portable software-defined radio☆161Dec 1, 2022Updated 3 years ago
- Tools and documentation to aid in modifying the ADI ADALM Pluto firmware☆36Nov 9, 2022Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆52Oct 9, 2024Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆114Jan 28, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆34Sep 11, 2025Updated 5 months ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last week
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆35Oct 15, 2025Updated 4 months ago
- This is a Software Defined Radio(SDR) project implementing a DVB-T2 receiver.☆71Dec 13, 2025Updated 2 months ago
- OpenHT FPGA design☆35Jun 24, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆122Jul 7, 2025Updated 7 months ago
- VHDL related news.☆27Updated this week
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆81Apr 28, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Software for the QO-100 groundstation of EA4GPZ☆10Aug 8, 2022Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆458Jan 29, 2023Updated 3 years ago
- Playing with Low-density parity-check codes☆99May 11, 2023Updated 2 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- PlutoSDR standalone ADS-B decoder and FR24 feeder (using readsb)☆19Jan 19, 2023Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- LiteX based M2 SDR/RF FPGA board.☆186Updated this week
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 5 years ago
- CDA Telemetry Demodulator for GOES-16☆12Dec 28, 2021Updated 4 years ago