OpenResearchInstitute / dvb_fpgaLinks
RTL implementation of components for DVB-S2
☆119Updated 2 years ago
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below
Sorting:
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆207Updated last month
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆90Updated 2 weeks ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆70Updated 2 years ago
- AD9361 based USB3 SDR☆111Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆55Updated 2 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- ANTSDR Firmware☆134Updated 2 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆87Updated 6 months ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆21Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- pynq framework for antsdr☆34Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 2 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆79Updated 11 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Playing with Low-density parity-check codes☆94Updated 2 years ago
- ☆24Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago