OpenResearchInstitute / dvb_fpga
RTL implementation of components for DVB-S2
☆113Updated last year
Alternatives and similar repositories for dvb_fpga:
Users that are interested in dvb_fpga are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- MATLAB toolbox for ADI transceiver products☆59Updated this week
- ANTSDR Firmware☆135Updated last year
- AD9361 based USB3 SDR☆101Updated 7 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆203Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last month
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆94Updated 8 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆83Updated 2 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆108Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 3 months ago
- ☆24Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆73Updated 8 months ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆84Updated 3 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆91Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆67Updated last month
- Companion Jupyter Notebooks for the RFSoC-Book.☆163Updated last year
- 16-APSK DVB-S2 Transmitter for BladeRF☆20Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆109Updated 4 years ago
- IIO blocks for GNU Radio☆99Updated last year
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆116Updated 4 years ago