RTL implementation of components for DVB-S2
☆140May 16, 2026Updated this week
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 16-APSK DVB-S2 Transmitter for BladeRF☆22Jul 20, 2022Updated 3 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Jul 6, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆140Apr 24, 2026Updated 3 weeks ago
- A DVB-GSE interface for GNU Radio☆30Aug 27, 2025Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A DVB-S2 and DVB-S2X transmitter for GNU Radio☆159Aug 26, 2025Updated 8 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- DVB-S2 Receiver Extensions for GNU Radio☆128Jul 28, 2024Updated last year
- Lightweight, portable software-defined radio☆166Dec 1, 2022Updated 3 years ago
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆71Aug 26, 2025Updated 8 months ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- ☆33Apr 30, 2023Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆228Apr 29, 2025Updated last year
- DATV-Express GUI source code☆29Jan 15, 2016Updated 10 years ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆35Sep 11, 2025Updated 8 months ago
- PlutoSDR standalone ADS-B decoder and FR24 feeder (using readsb)☆20Jan 19, 2023Updated 3 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Tools and documentation to aid in modifying the ADI ADALM Pluto firmware☆36Nov 9, 2022Updated 3 years ago
- Implementation of the DVBS2 standard using Matlab☆15Feb 17, 2018Updated 8 years ago
- VHDL related news.☆27Updated this week
- Dual-Mode PSK Transceiver on SDR With FPGA☆55Oct 9, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is a Software Defined Radio(SDR) project implementing a DVB-T2 receiver.☆74Mar 14, 2026Updated 2 months ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆83Apr 28, 2023Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- Playing with Low-density parity-check codes☆101May 11, 2023Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆124Jul 7, 2025Updated 10 months ago
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆27May 4, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Matlab Simulation for DVB-S☆12Apr 24, 2016Updated 10 years ago
- GNURadio block to determine unkown symbol rates☆19Mar 25, 2022Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆468Jan 29, 2023Updated 3 years ago
- Utilities for SDR digital television☆62Nov 3, 2025Updated 6 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆77Jan 11, 2023Updated 3 years ago