OpenResearchInstitute / dvb_fpgaLinks
RTL implementation of components for DVB-S2
☆121Updated 2 years ago
Alternatives and similar repositories for dvb_fpga
Users that are interested in dvb_fpga are comparing it to the libraries listed below
Sorting:
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated last month
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆105Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆93Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- ANTSDR Firmware☆137Updated 2 years ago
- pynq framework for antsdr☆34Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 2 months ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆21Updated 2 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆114Updated 3 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆70Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆89Updated last week
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated last week
- A basic Soft(Gate)ware Defined Radio architecture☆88Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆21Updated 7 months ago
- ☆24Updated 5 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆103Updated 5 years ago
- IIO blocks for GNU Radio☆102Updated last year
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆41Updated 3 weeks ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago