A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
☆63May 18, 2019Updated 7 years ago
Alternatives and similar repositories for AD9361_TX_MSK
Users that are interested in AD9361_TX_MSK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆12Dec 9, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Using Software Designed Radio to transmit & receive FM signal☆50Apr 2, 2018Updated 8 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆56Oct 9, 2024Updated last year
- RFFC2071 C8051F330☆17Mar 25, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆109Apr 2, 2018Updated 8 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆16Jan 7, 2020Updated 6 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆201Apr 7, 2018Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- RTL implementation of components for DVB-S2☆141May 25, 2026Updated 3 weeks ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Updated this week
- ☆15Aug 1, 2023Updated 2 years ago
- ☆21Jul 3, 2025Updated 11 months ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆20Feb 8, 2017Updated 9 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- Rate Splitting☆11Jun 23, 2020Updated 5 years ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆140Apr 16, 2020Updated 6 years ago
- MATLAB-based FIR filter design☆64Sep 6, 2024Updated last year
- 基于高云FPGA与AD9363/AD9361射频收发器，构建了一套灵活可重构的软件无线电（SDR）系统，通信核心代码纯Verilog实现。软硬件全开源，高速基带处理部署于FPGA，交互业务部署于Python上位机，通过千兆以太网交互，实现了QPSK等多种实时通信与动态参数配…☆95Apr 1, 2026Updated 2 months ago
- LoRa网关：SX1278间通讯，MCU：stm32l07☆12Jul 24, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆15Jan 24, 2022Updated 4 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 3 years ago