Grootzz / AD9361_TX_MSK
A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
☆52Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for AD9361_TX_MSK
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆20Updated last month
- Verilog实现OFDM基带☆39Updated 8 years ago
- IEEE 802.11 OFDM-based transceiver system☆30Updated 6 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆100Updated 11 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆18Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆53Updated last year
- NMS_decode☆11Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆85Updated 4 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆43Updated 7 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- 最小和算法实现☆11Updated 4 years ago
- MATLAB-based FIR filter design☆51Updated 2 months ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆90Updated last year
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- matlab☆13Updated 6 years ago
- RTL implementation of components for DVB-S2☆111Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆71Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆40Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆56Updated last week