Grootzz / AD9361_TX_MSKLinks
A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
☆58Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_MSK
Users that are interested in AD9361_TX_MSK are comparing it to the libraries listed below
Sorting:
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆172Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆55Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆118Updated 2 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆52Updated 4 years ago
- NMS_decode☆15Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Fractional interpolation using a Farrow structure☆10Updated last year
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- RTL implementation of components for DVB-S2☆124Updated 2 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- ☆17Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 6 months ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- MATLAB-based FIR filter design☆59Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- ☆14Updated 7 years ago
- 哈工大软件无线电课设:多相滤波器的原理、实现及其应用,从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果,含答辩PPT、学习笔记和个人总结。☆85Updated 8 years ago