A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
☆65May 18, 2019Updated 7 years ago
Alternatives and similar repositories for AD9361_TX_MSK
Users that are interested in AD9361_TX_MSK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆17Dec 9, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆58Oct 9, 2024Updated last year
- RFFC2071 C8051F330☆17Mar 25, 2026Updated 4 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆244Nov 29, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆111Apr 2, 2018Updated 8 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- verilog☆21Jun 26, 2023Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆203Apr 7, 2018Updated 8 years ago
- RTL implementation of components for DVB-S2☆146May 25, 2026Updated 2 months ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated 3 weeks ago
- ☆15Aug 1, 2023Updated 2 years ago
- ☆21Jul 28, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- OpenHT FPGA design☆37Jun 24, 2024Updated 2 years ago
- A plain simulation model for Frequency Hopping☆48May 18, 2019Updated 7 years ago
- MATLAB-based FIR filter design☆64Sep 6, 2024Updated last year
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆142Apr 16, 2020Updated 6 years ago
- LoRa网关：SX1278间通讯，MCU：stm32l07☆13Jul 24, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 6 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- Rate Splitting☆11Jun 23, 2020Updated 6 years ago
- Gaussian noise generator Verilog IP core☆34Jul 5, 2026Updated 3 weeks ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆37Apr 21, 2021Updated 5 years ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago