A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
☆62May 18, 2019Updated 6 years ago
Alternatives and similar repositories for AD9361_TX_MSK
Users that are interested in AD9361_TX_MSK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆53Oct 9, 2024Updated last year
- RFFC2071 C8051F330☆16Jun 18, 2018Updated 7 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆214Nov 29, 2023Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆109Apr 2, 2018Updated 7 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆18Apr 15, 2020Updated 5 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆197Apr 7, 2018Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- RTL implementation of components for DVB-S2☆138May 1, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Mar 10, 2026Updated 2 weeks ago
- ☆14Aug 1, 2023Updated 2 years ago
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Feb 8, 2017Updated 9 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Example applications for UHD/RFNoC☆19Mar 8, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- OpenHT FPGA design☆35Jun 24, 2024Updated last year
- Rate Splitting☆11Jun 23, 2020Updated 5 years ago
- A plain simulation model for Frequency Hopping☆47May 18, 2019Updated 6 years ago
- MATLAB-based FIR filter design☆63Sep 6, 2024Updated last year
- LoRa网关：SX1278间通讯，MCU：stm32l07☆12Jul 24, 2018Updated 7 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆20Mar 7, 2024Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Apr 24, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- FIR and LMS filter implementations in FPGAs☆14Nov 18, 2019Updated 6 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆15Jan 24, 2022Updated 4 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago