Alternatives and similar repositories for AD9361_TX_MSK

Users that are interested in AD9361_TX_MSK are comparing it to the libraries listed below

• Grootzz / AD9361_TX_1MHz_Baseband_800Hz_IF

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode
  ☆11Dec 9, 2018Updated 7 years ago
• Grootzz / AD9361_TX_GMSK

  View on GitHub
  A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
  ☆16Dec 9, 2018Updated 7 years ago
• MeowLucian / SDR_FM_Radio

  View on GitHub
  Using Software Designed Radio to transmit & receive FM signal
  ☆48Apr 2, 2018Updated 7 years ago
• Teddy-van-Jerry / sdr-psk-fpga

  View on GitHub
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆51Oct 9, 2024Updated last year
• NightIsDark / RFFC

  View on GitHub
  RFFC2071 C8051F330
  ☆16Jun 18, 2018Updated 7 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 2 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• FDU-ME-ARC / NVMeCHA

  View on GitHub
  ☆20Jul 28, 2021Updated 4 years ago
• Nitcloud / Two-way-voice-receiver

  View on GitHub
  2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现
  ☆17Apr 15, 2020Updated 5 years ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 7 years ago
• linuxbest / ahci_mpi

  View on GitHub
  an sata controller using smallest resource.
  ☆17Feb 5, 2014Updated 12 years ago
• whc2uestc / BD3_FPGA

  View on GitHub
  新一代北斗卫星导航监测接收机的FPGA实现
  ☆30May 17, 2016Updated 9 years ago
• lauchinyuan / FPGA_QPSK-modem

  View on GitHub
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆208Nov 29, 2023Updated 2 years ago
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Nov 21, 2024Updated last year
• FeldmeierMichael / MIPI_CSI_2

  View on GitHub
  ☆14Aug 1, 2023Updated 2 years ago
• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 2 years ago
• AugustinJose1221 / Video-Stitching

  View on GitHub
  ☆32Jan 23, 2021Updated 5 years ago
• EttusResearch / usrp-firmware

  View on GitHub
  SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!
  ☆14Sep 4, 2024Updated last year
• liuguangxi / gng

  View on GitHub
  Gaussian noise generator Verilog IP core
  ☆32May 22, 2023Updated 2 years ago
• nxthuan512 / FPGA-based-JPEG-codec-accelerator

  View on GitHub
  High-performance FPGA-based JPEG codec accelerator
  ☆13Dec 1, 2018Updated 7 years ago
• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 7 years ago
• GOOD-Stuff / FPGA-SPI-Flash

  View on GitHub
  Various projects of SPI loader module for xilinx fpga
  ☆33Jul 20, 2020Updated 5 years ago
• MeowLucian / SDR_Matlab_OFDM_802.11a

  View on GitHub
  Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz
  ☆197Apr 7, 2018Updated 7 years ago
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 13 years ago
• dawsonjon / Chips-Demo

  View on GitHub
  Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.
  ☆16Jan 10, 2018Updated 8 years ago
• mwrnd / innova2_xcku15p_ddr4_bram_gpio

  View on GitHub
  XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
  ☆19Mar 7, 2024Updated last year
• Wardo82 / DVBS2

  View on GitHub
  MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1
  ☆15Aug 26, 2021Updated 4 years ago
• analogdevicesinc / ad936x-filter-wizard

  View on GitHub
  MATLAB-based FIR filter design
  ☆62Sep 6, 2024Updated last year
• NeilJudson / OFDM_Synchronization

  View on GitHub
  Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.
  ☆19Feb 8, 2017Updated 9 years ago
• q1375854021 / FMCW_Radar_Raw_Data_Sim

  View on GitHub
  用于对FMCW雷达的回波数据进行仿真模拟，从而得到去调频后的中频信号，可用于验证成像算法。
  ☆16Mar 25, 2023Updated 2 years ago
• crboth / LDPC_Decoder

  View on GitHub
  Low Density Parity Check Decoder
  ☆18Sep 12, 2016Updated 9 years ago
• Grootzz / Frequency-Hopping

  View on GitHub
  A plain simulation model for Frequency Hopping
  ☆47May 18, 2019Updated 6 years ago
• uwcms / ZYNQ-IPMC-HW

  View on GitHub
  ZYNQ-IPMC Hardware
  ☆17May 19, 2022Updated 3 years ago
• roshantha9 / BSc_Project

  View on GitHub
  BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)
  ☆16Jan 7, 2020Updated 6 years ago
• egk696 / an-ethernet-controller

  View on GitHub
  A lightweight Ethernet MAC Controller IP for FPGA prototyping
  ☆14Oct 19, 2020Updated 5 years ago
• ultraembedded / core_jpeg_decoder

  View on GitHub
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆37Oct 25, 2020Updated 5 years ago
• MeowLucian / SDR_Matlab_OFDM_802.11n

  View on GitHub
  Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz
  ☆107Apr 2, 2018Updated 7 years ago
• strath-sdr / rfsoc_qpsk

  View on GitHub
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆113Jan 28, 2026Updated 2 weeks ago
• ZiyangYE / General-Slow-DDR3-Interface

  View on GitHub
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38May 7, 2024Updated last year