xavieran / fLaCPGALinks
Implementation of fLaC encoder/decoder for FPGA
☆31Updated 6 years ago
Alternatives and similar repositories for fLaCPGA
Users that are interested in fLaCPGA are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 6 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- ☆17Updated 6 years ago
- simple commandline jtag stuff☆33Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆18Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆114Updated 3 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆36Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- ☆45Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- ☆17Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- LatticeMico32 soft processor☆106Updated 10 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- ☆50Updated 2 years ago
- Portable HyperRAM controller☆55Updated 5 months ago