xavieran / fLaCPGALinks
Implementation of fLaC encoder/decoder for FPGA
☆31Updated 6 years ago
Alternatives and similar repositories for fLaCPGA
Users that are interested in fLaCPGA are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable SATA core☆144Updated 3 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- 妖刀夢渡☆59Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 9 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆85Updated 10 years ago
- ☆53Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- simple commandline jtag stuff☆33Updated 7 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆84Updated 8 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- ☆19Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year