xavieran / fLaCPGALinks
Implementation of fLaC encoder/decoder for FPGA
☆31Updated 7 years ago
Alternatives and similar repositories for fLaCPGA
Users that are interested in fLaCPGA are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆19Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- ☆53Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- ☆18Updated 5 years ago
- ☆45Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Small footprint and configurable SATA core☆154Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆57Updated 7 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆46Updated 4 months ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Updated 10 years ago