xavieran / fLaCPGALinks
Implementation of fLaC encoder/decoder for FPGA
☆30Updated 6 years ago
Alternatives and similar repositories for fLaCPGA
Users that are interested in fLaCPGA are comparing it to the libraries listed below
Sorting:
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- ☆19Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 6 months ago
- Small footprint and configurable JESD204B core☆44Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- ☆51Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last week
- ☆18Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- ☆45Updated 2 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Extensible FPGA control platform☆62Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- sample VCD files☆37Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago