AXI Stream UART (verilog)
☆13Oct 3, 2019Updated 6 years ago
Alternatives and similar repositories for axis-uart
Users that are interested in axis-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- XUP Basys3 Boards' LIBs and Projects☆28Apr 25, 2017Updated 9 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Ubuntu with gnuradio and hackrf support☆12Mar 29, 2018Updated 8 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 15 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Verilog I2C Slave☆26Aug 11, 2014Updated 11 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- APB Timer Unit☆14Oct 30, 2025Updated 9 months ago
- study material used for the 2018 CISSP exam☆12Jun 11, 2018Updated 8 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 8 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆11Sep 5, 2017Updated 8 years ago
- ☆10Jun 26, 2025Updated last year