AXI Stream UART (verilog)
☆12Oct 3, 2019Updated 6 years ago
Alternatives and similar repositories for axis-uart
Users that are interested in axis-uart are comparing it to the libraries listed below
Sorting:
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- XUP Basys3 Boards' LIBs and Projects☆28Apr 25, 2017Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Fix missing Linux firmware kernel modules!☆17Jan 1, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- MVDR beamformer written in python☆10Jul 2, 2021Updated 4 years ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 14 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Jan 16, 2023Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆10Sep 5, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- The source code for the uWSDR cross platform GUI complete with DSP engine for narrow-band modes.☆10Jul 6, 2016Updated 9 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- PyTorch implementation of OFDM building blocks for experimenting with PlutoSDR for over the air transmissions. AIML experiments for PHY-p…☆17Sep 16, 2025Updated 5 months ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Breakthrough Listen Investigation for Periodic Spectral Signals☆15May 31, 2023Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆23Jan 25, 2026Updated last month
- ☆15Oct 15, 2016Updated 9 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 4 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago