AXI Stream UART (verilog)
☆12Oct 3, 2019Updated 6 years ago
Alternatives and similar repositories for axis-uart
Users that are interested in axis-uart are comparing it to the libraries listed below
Sorting:
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Sep 22, 2020Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- SD card reader with STM32F1☆11Nov 10, 2018Updated 7 years ago
- ☆10Jun 24, 2020Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Oct 22, 2019Updated 6 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- XUP Basys3 Boards' LIBs and Projects☆28Apr 25, 2017Updated 8 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Use OpenCV to convert a raw bayer image from a sensor to rgb☆12Apr 2, 2011Updated 14 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- RFNoC out-of-tree module for a channelizer☆16Mar 14, 2018Updated 8 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆16Dec 2, 2019Updated 6 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆25Jan 25, 2026Updated last month
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆10Sep 5, 2017Updated 8 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago