mcjtag / axis-uartLinks
AXI Stream UART (verilog)
☆11Updated 5 years ago
Alternatives and similar repositories for axis-uart
Users that are interested in axis-uart are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- UART models for cocotb☆29Updated 2 years ago
- ☆26Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆21Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- ☆13Updated 6 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- I2C models for cocotb☆35Updated 3 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆18Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆37Updated last year
- Ethernet interface modules for Cocotb☆67Updated last year
- ☆23Updated 2 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- AHB Bus lite v3.0☆16Updated 5 years ago