mcjtag / axis-uart
AXI Stream UART (verilog)
☆9Updated 4 years ago
Related projects: ⓘ
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆40Updated 9 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Repository gathering basic modules for CDC purpose☆49Updated 4 years ago
- Python Tool for UVM Testbench Generation☆48Updated 4 months ago
- ☆18Updated 8 years ago
- ☆19Updated 4 years ago
- UART -> AXI Bridge☆52Updated 3 years ago
- Xilinx AXI VIP example of use☆29Updated 3 years ago
- ☆21Updated 3 years ago
- An example Python-based MDV testbench for apbi2c core☆27Updated last month
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- Generate testbench for your verilog module.☆35Updated 6 years ago
- ☆25Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- Reed Solomon Decoder (204,188)☆11Updated 10 years ago
- UART models for cocotb☆22Updated last year
- Open FPGA Modules☆22Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 6 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆41Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆30Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆39Updated 6 years ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆38Updated 2 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 7 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆28Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 4 years ago