A FPGA implementation of the NTP and NTS protocols
☆63May 31, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆14Dec 18, 2022Updated 3 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated 3 months ago
- Hardware Design of Ascon☆39Jan 20, 2026Updated 2 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- ☆21Mar 30, 2023Updated 2 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 9 years ago
- IETF I-D for Network Time Security☆11Mar 25, 2020Updated 5 years ago
- Vendor signing and user verification of TKey genuineness☆43Oct 15, 2025Updated 5 months ago
- Slurm job script archival☆12Mar 16, 2026Updated last week
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆74Jan 29, 2017Updated 9 years ago
- etcd + exabgp☆28Jun 9, 2014Updated 11 years ago
- A tiny tool for embedding CoSWID tags in EFI binaries☆26Mar 16, 2026Updated last week
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- F5 Service Password Decryption☆29Jul 31, 2025Updated 7 months ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆81Dec 24, 2023Updated 2 years ago
- ☆20May 8, 2012Updated 13 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago
- Tools for quantifying error in RTT-based trilateration/geolocation techniques☆20Nov 10, 2018Updated 7 years ago
- BlackParrot on Zynq☆53Mar 16, 2026Updated last week
- Migrated to Codeberg☆10Apr 21, 2024Updated last year
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- ☆15Aug 6, 2018Updated 7 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- generic http REST API exporter☆17Jul 29, 2025Updated 7 months ago
- The LATENTPACKET network infrastructure platform☆28May 31, 2025Updated 9 months ago
- Landing page for Software for Open Networking in the Cloud (SONiC) - http://azure.github.io/SONiC/☆13Updated this week
- PPPoE Control Plane Daemon☆15May 12, 2022Updated 3 years ago