A FPGA implementation of the NTP and NTS protocols
☆65May 31, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆13Dec 18, 2022Updated 3 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 5 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Design of Ascon☆42Apr 13, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 2 years ago
- Implementation of Sobel Filter in Verilog☆27Mar 10, 2017Updated 9 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Slurm job script archival☆12Apr 16, 2026Updated last month
- Stor2rrd Grafan monitoring☆12Jan 8, 2019Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆76Jan 29, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- ☆20May 8, 2012Updated 14 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆95Dec 24, 2023Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- hardware tools☆11Mar 5, 2019Updated 7 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated 11 months ago
- A history of PGP-related vulnerabilities☆24Jan 13, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tools for quantifying error in RTT-based trilateration/geolocation techniques☆20Nov 10, 2018Updated 7 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆23Oct 8, 2021Updated 4 years ago
- BlackParrot on Zynq☆55Apr 21, 2026Updated last month
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- ☆15Aug 6, 2018Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- generic http REST API exporter☆17Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Landing page for Software for Open Networking in the Cloud (SONiC) - http://azure.github.io/SONiC/☆13Updated this week
- PPPoE Control Plane Daemon☆15May 12, 2022Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- An RFC5297-compliant C implementation of AES-SIV☆20Oct 15, 2020Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆70Jul 25, 2018Updated 7 years ago