A FPGA implementation of the NTP and NTS protocols
☆65May 31, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆13Dec 18, 2022Updated 3 years ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated 2 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 6 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Design of Ascon☆45Apr 13, 2026Updated 2 months ago
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 3 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- Implementation of Sobel Filter in Verilog☆28Mar 10, 2017Updated 9 years ago
- IETF I-D for Network Time Security☆11Mar 25, 2020Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆77Jan 29, 2017Updated 9 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- ☆20May 8, 2012Updated 14 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆35Jul 19, 2024Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆103Dec 24, 2023Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- BlackParrot on Zynq☆55Jun 17, 2026Updated 2 weeks ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- generic http REST API exporter☆18Jun 22, 2026Updated last week
- Landing page for Software for Open Networking in the Cloud (SONiC) - http://azure.github.io/SONiC/☆13Updated this week
- Skyhook Data Management: Storage and management of tabular data in Ceph.☆13Oct 19, 2020Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆37Sep 18, 2023Updated 2 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- VHDL library 4 FPGAs☆186Jun 12, 2026Updated 2 weeks ago
- An RFC5297-compliant C implementation of AES-SIV☆20Oct 15, 2020Updated 5 years ago
- MicroCLI: A command-line interface (CLI) for the STM32F0-Discovery☆12Jan 16, 2013Updated 13 years ago
- BGP/Routing building blocks☆27Apr 1, 2026Updated 3 months ago
- Emulator for Packet-Optical Networks, based on Mininet☆17Nov 21, 2024Updated last year