A FPGA implementation of the NTP and NTS protocols
☆69May 31, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆13Dec 18, 2022Updated 3 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 9 months ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Nitro E1 FPGA core☆13Apr 30, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Dec 9, 2018Updated 7 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Vendor signing and user verification of TKey genuineness☆44Jun 16, 2026Updated 3 months ago
- Slurm job script archival☆12Updated this week
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆79Jan 29, 2017Updated 9 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆37Jul 19, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- A tiny tool for embedding CoSWID tags in EFI binaries☆26Sep 4, 2026Updated last month
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- ☆22Mar 30, 2023Updated 3 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- A history of PGP-related vulnerabilities☆24Jan 13, 2026Updated 8 months ago
- SHA-3 finalist (reference code)☆41May 2, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tools for quantifying error in RTT-based trilateration/geolocation techniques☆20Nov 10, 2018Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- FPGA-based open-source network tester☆18Aug 5, 2014Updated 12 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 3 months ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- An RFC5297-compliant C implementation of AES-SIV☆20Oct 15, 2020Updated 5 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Simple 6502 system on a ULX3S FPGA board☆20Feb 26, 2020Updated 6 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Skyhook Data Management: Storage and management of tabular data in Ceph.☆13Oct 19, 2020Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 3 years ago
- BGP/Routing building blocks☆27Apr 1, 2026Updated 6 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago