A FPGA implementation of the NTP and NTS protocols
☆62May 31, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆14Dec 18, 2022Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated 2 months ago
- Hardware Design of Ascon☆38Jan 20, 2026Updated last month
- Slurm job script archival☆12Updated this week
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- F5 Service Password Decryption☆29Jul 31, 2025Updated 7 months ago
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago
- PPPoE Control Plane Daemon☆15May 12, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- ☆15Aug 6, 2018Updated 7 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Jan 29, 2017Updated 9 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆20Feb 22, 2023Updated 3 years ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Entity Attestation Token IETF Draft Standard☆20Apr 15, 2025Updated 10 months ago
- BlackParrot on Zynq☆50Feb 11, 2026Updated 2 weeks ago
- etcd + exabgp☆28Jun 9, 2014Updated 11 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆22Oct 8, 2021Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- BGP/Routing building blocks☆25Feb 3, 2026Updated last month
- fallblatt is a lightweight jQuery plugin for animating split flap displays☆19Nov 2, 2020Updated 5 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆81Dec 24, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆23Jun 26, 2023Updated 2 years ago
- Example programs fot the Journeying into XDP blogs☆51Apr 4, 2023Updated 2 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- KVM over IP Gateway targeting Zynq-7000 SoC☆21Mar 5, 2022Updated 3 years ago
- SMTP DANE testing tool☆24Nov 20, 2025Updated 3 months ago
- ☆27Feb 27, 2021Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- CDN and Cloud Infrastructure location data, geo-located from corporate location lists.☆26May 25, 2024Updated last year
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago