A FPGA implementation of the NTP and NTS protocols
☆65May 31, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA_NTP_SERVER
Users that are interested in FPGA_NTP_SERVER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Speed Stateful Packet Processor for Programmable Switches☆13Dec 18, 2022Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 5 months ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Design of Ascon☆43Apr 13, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆25Jun 26, 2023Updated 2 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆77Jan 29, 2017Updated 9 years ago
- etcd + exabgp☆28Jun 9, 2014Updated 12 years ago
- A tiny tool for embedding CoSWID tags in EFI binaries☆25May 5, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- F5 Service Password Decryption☆29Jul 31, 2025Updated 10 months ago
- ☆20May 8, 2012Updated 14 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆35Jul 19, 2024Updated last year
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆14May 29, 2026Updated last week
- ☆14Feb 18, 2021Updated 5 years ago
- Tools for quantifying error in RTT-based trilateration/geolocation techniques☆20Nov 10, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆23Oct 8, 2021Updated 4 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- BlackParrot on Zynq☆56Updated this week
- ☆15Aug 6, 2018Updated 7 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- generic http REST API exporter☆18May 24, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The LATENTPACKET network infrastructure platform☆29May 31, 2025Updated last year
- Landing page for Software for Open Networking in the Cloud (SONiC) - http://azure.github.io/SONiC/☆13Updated this week
- PPPoE Control Plane Daemon☆15May 12, 2022Updated 4 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- VHDL library 4 FPGAs☆186Updated this week