umarcor / SIEAVLinks
Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
☆13Updated this week
Alternatives and similar repositories for SIEAV
Users that are interested in SIEAV are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 4 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Examples of using cocotb for functional verification of VHDL designs with GHDL.☆9Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Repository containing the DSP gateware cores☆13Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- ☆16Updated 3 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago