umarcor / SIEAVLinks
Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
☆13Updated this week
Alternatives and similar repositories for SIEAV
Users that are interested in SIEAV are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Löwe FPGA Board☆12Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- USB 1.1 Device IP Core☆21Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Open Source AES☆31Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago