grayresearch / s3ga
S3GA: a simple scalable serial FPGA
☆10Updated 2 years ago
Alternatives and similar repositories for s3ga:
Users that are interested in s3ga are comparing it to the libraries listed below
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- a small simple slow serial FPGA core☆16Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- A design for TinyTapeout☆15Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Wishbone interconnect utilities☆39Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- SoftCPU/SoC engine-V☆54Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆59Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month