KenKundert / flicker-noiseLinks
How to correctly write a flicker-noise model for RF simulation.
☆22Updated 2 years ago
Alternatives and similar repositories for flicker-noise
Users that are interested in flicker-noise are comparing it to the libraries listed below
Sorting:
- A python3 gm/ID starter kit☆49Updated 9 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Read Spectre PSF files☆64Updated 3 weeks ago
- Advanced integrated circuits 2023☆30Updated last year
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Files for Advanced Integrated Circuits☆29Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆47Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆90Updated 2 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 6 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- Verilog-A simulation models☆74Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆45Updated last week
- Python library for SerDes modelling☆70Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Custom IC Creator Simulation tools☆17Updated 3 weeks ago
- ☆18Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 3 weeks ago
- Cadence Virtuoso Design Management System☆35Updated 2 years ago