KenKundert / flicker-noise
How to correctly write a flicker-noise model for RF simulation.
☆20Updated 2 years ago
Alternatives and similar repositories for flicker-noise:
Users that are interested in flicker-noise are comparing it to the libraries listed below
- A python3 gm/ID starter kit☆47Updated 6 months ago
- Read Spectre PSF files☆59Updated last month
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆49Updated 2 years ago
- Verilog-A simulation models☆65Updated 2 months ago
- Advanced integrated circuits 2023☆30Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated last week
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆66Updated this week
- Files for Advanced Integrated Circuits☆28Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆47Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆61Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆76Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 8 months ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 4 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 9 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆27Updated 3 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆42Updated last week
- BAG framework☆40Updated 8 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- Python library for SerDes modelling☆67Updated 8 months ago
- ☆19Updated 3 weeks ago