Alternatives and similar repositories for SKILL

Users that are interested in SKILL are comparing it to the libraries listed below

• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated last week
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆144Updated last week
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆240Updated 8 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆79Updated 8 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆43Updated last year
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆18Updated 3 months ago
• phonon / sar-adc-metastability
  Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"
  ☆11Updated 3 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆107Updated 6 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆56Updated 3 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆61Updated this week
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 5 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆167Updated last month
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆32Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆12Updated 6 years ago
• ucb-art / bag
  BAG framework
  ☆30Updated 10 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 3 years ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆65Updated 5 months ago
• ucb-art / BAG_framework
  ☆153Updated 2 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 3 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆78Updated 2 years ago
• bmurmann / EE628
  EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)
  ☆169Updated 3 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆86Updated 3 weeks ago
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆126Updated 2 years ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆21Updated 3 months ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• sscs-ose / sscs-chipathon-2024
  ☆83Updated 10 months ago
• bmurmann / ADC-survey
  ADC Performance Survey (ISSCC & VLSI Circuit Symposium)
  ☆226Updated 3 months ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆75Updated 7 months ago