Alternatives and similar repositories for kaze:

Users that are interested in kaze are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆408Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆137Updated last week
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 7 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆188Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆361Updated 2 months ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated this week
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆283Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆48Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆428Updated last week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆587Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆334Updated 2 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆518Updated this week
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆309Updated 3 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆228Updated 5 months ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• VHDL-LS / rust_hdl
  ☆382Updated last month
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆301Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆214Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆33Updated 4 months ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆232Updated last week