yupferris / kaze
An HDL embedded in Rust.
☆197Updated last year
Alternatives and similar repositories for kaze:
Users that are interested in kaze are comparing it to the libraries listed below
- A hardware compiler based on LLHD and CIRCT☆256Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆408Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- The LLHD reference simulator.☆37Updated 4 years ago
- Verilator Porcelain☆48Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆137Updated last week
- A nicer HDL.☆96Updated 7 years ago
- A Hardware Description Language based on the Rust Programming Language☆188Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A framework for writing FPGA firmware using the Rust Programming Language☆361Updated 2 months ago
- Fearless hardware design☆176Updated this week
- ☆30Updated 2 years ago
- A dependency management tool for hardware projects.☆283Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆48Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆428Updated last week
- Veryl: A Modern Hardware Description Language☆587Updated this week
- SystemVerilog linter☆334Updated 2 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆518Updated this week
- Verilog parsing and generator crate.☆20Updated 4 years ago
- A 32-bit RISC-V soft processor☆309Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆228Updated 5 months ago
- Verilog generation tool written in Rust☆58Updated last year
- ☆382Updated last month
- Minimal runtime / startup for RISC-V CPU's.☆301Updated last year
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A template for building Rust applications for HiFive1 boards☆214Updated last year
- Logic circuit analysis and optimization☆33Updated 4 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆232Updated last week