Alternatives and similar repositories for kaze

Users that are interested in kaze are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 2 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆420Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• tcr / hoodlum
  A nicer HDL.
  ☆97Updated 8 years ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆62Updated 3 weeks ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆141Updated 6 months ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆235Updated last week
• cucapra / filament
  Fearless hardware design
  ☆179Updated 3 weeks ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆409Updated 3 months ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆84Updated 2 weeks ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆215Updated 2 years ago
• quartiq / stabilizer
  Firmware and software for the Sinara Stabilizer module with high speed, low latency ADC/DAC data processing and powerful DSP algorithms i…
  ☆128Updated 3 months ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated 2 weeks ago
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆303Updated last year
• pepijndevos / rust-litex-hal
  A Rust embedded HAL crate for LiteX cores
  ☆31Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 3 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆449Updated 6 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆320Updated this week
• porglezomp / bitmatch
  A Rust crate that allows you to match, bind, and pack the individual bits of integers.
  ☆118Updated 5 years ago
• rust-embedded / embedonomicon
  How to bootstrap support for a no_std target
  ☆214Updated last month
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆785Updated this week
• adamgreig / stm32ral
  Register access layer in Rust for all STM32 microcontrollers
  ☆34Updated 3 years ago
• rust-embedded / bare-metal
  Abstractions common to microcontrollers
  ☆123Updated 3 years ago