Alternatives and similar repositories for kaze:

Users that are interested in kaze are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆255Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆405Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆45Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated 11 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 7 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆178Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆137Updated last year
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆352Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆44Updated this week
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 2 weeks ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆73Updated this week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆575Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆424Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆309Updated 4 months ago
• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆517Updated this week
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• r3-os / r3
  R3-OS — Experimental static (μITRON-esque) RTOS kernel for deeply embedded systems, testing the limit of Rust's compile-time evaluation a…
  ☆162Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆78Updated 4 months ago