Alternatives and similar repositories for kaze

Users that are interested in kaze are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆260Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆417Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 4 years ago
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 8 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆48Updated 2 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆390Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆307Updated last month
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆216Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆240Updated 8 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 2 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆83Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆443Updated 3 months ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆85Updated 2 weeks ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• VHDL-LS / rust_hdl
  ☆410Updated last month
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆535Updated this week
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆303Updated last year
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆724Updated this week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆311Updated 4 months ago
• rdaly525 / coreir
  ☆103Updated 2 years ago
• dalance / svlint
  SystemVerilog linter
  ☆348Updated this week
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆155Updated 10 months ago