yupferris / kazeLinks
An HDL embedded in Rust.
☆198Updated last year
Alternatives and similar repositories for kaze
Users that are interested in kaze are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆259Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆415Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- A nicer HDL.☆96Updated 8 years ago
- The LLHD reference simulator.☆38Updated 4 years ago
- Verilator Porcelain☆47Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆139Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆65Updated 3 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A framework for writing FPGA firmware using the Rust Programming Language☆383Updated 4 months ago
- A Hardware Description Language based on the Rust Programming Language☆208Updated this week
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆47Updated last month
- Fearless hardware design☆176Updated last month
- ☆30Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆530Updated this week
- Minimal runtime / startup for RISC-V CPU's.☆303Updated last year
- A dependency management tool for hardware projects.☆303Updated last week
- Verilog parsing and generator crate.☆21Updated 5 years ago
- VHDL Language Support for VSCode☆65Updated 2 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 5 months ago
- End-to-end synthesis and P&R toolchain☆84Updated last week
- Rust on the Zynq UltraScale+ MPSoC☆41Updated 6 years ago
- A template for building Rust applications for HiFive1 boards☆213Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 2 months ago
- Veryl: A Modern Hardware Description Language☆643Updated this week
- A 32-bit RISC-V soft processor☆311Updated 3 months ago
- Verilog generation tool written in Rust☆58Updated last year
- SystemVerilog linter☆346Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆237Updated 7 months ago