Alternatives and similar repositories for kaze:

Users that are interested in kaze are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 8 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆56Updated last week
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆374Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆41Updated last week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆200Updated last week
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆292Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆433Updated last month
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆79Updated 2 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆65Updated 2 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆229Updated 6 months ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆614Updated this week
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆39Updated 5 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 3 months ago
• rust-embedded / embedonomicon
  How to bootstrap support for a no_std target
  ☆211Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆340Updated last month
• VHDL-LS / rust_hdl
  ☆394Updated last week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆310Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆88Updated 6 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆214Updated last year
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆302Updated last year