fabianschuiki / llhd-simLinks
The LLHD reference simulator.
☆39Updated 5 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆264Updated 6 months ago
- An HDL embedded in Rust.☆202Updated 2 years ago
- Verilator Porcelain☆49Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆424Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Logic circuit analysis and optimization☆45Updated 4 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆104Updated 2 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆80Updated last week
- Verilog AST☆21Updated 2 years ago
- ☆104Updated 3 years ago
- ☆40Updated 4 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 9 months ago
- ☆30Updated 2 years ago
- Verilog parsing and generator crate.☆21Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆33Updated this week
- A nicer HDL.☆98Updated 8 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last month
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆90Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 7 months ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- Main page☆129Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- Chisel/Firrtl execution engine☆154Updated last year