fabianschuiki / llhd-sim
The LLHD reference simulator.
☆36Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for llhd-sim
- A hardware compiler based on LLHD and CIRCT☆247Updated last year
- Verilator Porcelain☆37Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- An HDL embedded in Rust.☆194Updated 11 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆41Updated last week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆41Updated 3 years ago
- Logic circuit analysis and optimization☆28Updated 2 weeks ago
- ☆101Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 3 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆394Updated 2 years ago
- Rust RISC-V Virtual Machine☆88Updated this week
- Verilog AST☆19Updated 11 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆28Updated this week
- Main page☆126Updated 4 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated 2 weeks ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆144Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆42Updated 7 months ago
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- A simple digital waveform viewer with vi-like key bindings.☆130Updated last year
- Hardware generator debugger☆71Updated 8 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆67Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- A Rust implementation of the posit number system☆33Updated 5 years ago
- high-performance RTL simulator☆139Updated 4 months ago
- A nicer HDL.☆97Updated 7 years ago