Alternatives and similar repositories for llhd-sim

Users that are interested in llhd-sim are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated 2 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆420Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆49Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated this week
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated this week
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆160Updated last month
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• rdaly525 / coreir
  ☆103Updated 3 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆138Updated 4 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆144Updated last month
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 2 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated this week
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆212Updated last year
• cucapra / filament
  Fearless hardware design
  ☆177Updated last week
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week