The LLHD reference simulator.
☆40Aug 26, 2020Updated 6 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 6 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Experimental libliftoff-based Wayland compositor☆16Jul 28, 2020Updated 6 years ago
- FastFlow-SDK is a software stack for running and developing applications on AMD XDNA Neural Processing Engines (NPUs).☆14Updated this week
- Toy future combinators using async/await☆35Dec 5, 2020Updated 5 years ago
- Chalharu's Fastest Fourier Transform crate for Rust.☆28Oct 24, 2026Updated last week
- IODyn: A functional language for implicitly-incremental programs with dynamic input and output collections☆15Feb 22, 2018Updated 8 years ago
- Run wavedrom in typst☆21Apr 9, 2025Updated last year
- ☆13Oct 18, 2026Updated 2 weeks ago
- Machine Intelligence Preprocessing Framework☆19Dec 31, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- Rust binary Github Actions workflows template.☆17Dec 7, 2019Updated 6 years ago
- RISC-V Assembler☆18Oct 26, 2023Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- ☆12Mar 18, 2020Updated 6 years ago
- Ready-to-run qemu disk images of Native Oberon 2.3.6 and Native Oberon 2003-01-05 (2.3.7Alpha?)☆12Sep 24, 2023Updated 3 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆19Jan 12, 2025Updated last year
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆23Jul 27, 2026Updated 3 months ago
- Autocorrelation and cross-correlation signal☆12Oct 19, 2020Updated 6 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Haskell implementation of the KDL Document Language☆29Dec 15, 2025Updated 10 months ago
- A plugin for circuit notation☆13Sep 2, 2026Updated 2 months ago
- DOOM port for the ESP32-P4☆15Mar 23, 2026Updated 7 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 10 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bare-metal programming on ESP32-P4 multicore RISC-V without using Espressif's ESP-IDF SDK☆10Feb 12, 2026Updated 8 months ago
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆25Nov 8, 2022Updated 3 years ago
- C wrapper around Qt☆12Nov 12, 2020Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- ☆46Aug 5, 2022Updated 4 years ago