fabianschuiki / llhd-simLinks
The LLHD reference simulator.
☆39Updated 4 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆259Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Verilator Porcelain☆47Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆66Updated last month
- An HDL embedded in Rust.☆198Updated last year
- Logic circuit analysis and optimization☆40Updated 7 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆417Updated 3 years ago
- ☆40Updated 3 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated this week
- Verilog AST☆21Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆103Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated last week
- End-to-end synthesis and P&R toolchain☆85Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆22Updated 2 years ago
- ☆56Updated 2 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 months ago
- Main page☆126Updated 5 years ago
- Verilog parsing and generator crate.☆21Updated 5 years ago
- A simple digital waveform viewer with vi-like key bindings.☆139Updated 3 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆157Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- RISCV Core written in Calyx☆16Updated 9 months ago
- Hardware generator debugger☆74Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- CHERI-RISC-V model written in Sail☆59Updated 2 months ago