Alternatives and similar repositories for llhd-sim

Users that are interested in llhd-sim are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆257Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆37Updated 6 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆43Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆412Updated 3 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆62Updated last week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• rdaly525 / coreir
  ☆102Updated 2 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆155Updated 3 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 4 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated last month
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆16Updated 9 months ago
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆33Updated last month
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆174Updated last week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last week
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 8 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆83Updated last month