fabianschuiki / llhd-simLinks
The LLHD reference simulator.
☆39Updated 5 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆263Updated 2 months ago
- Verilator Porcelain☆48Updated last year
- An HDL embedded in Rust.☆199Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆83Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆57Updated last week
- Logic circuit analysis and optimization☆43Updated last week
- Verilog AST☆21Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- RISCV Core written in Calyx☆17Updated last year
- End-to-end synthesis and P&R toolchain☆87Updated this week
- A simple digital waveform viewer with vi-like key bindings.☆140Updated 5 months ago
- ☆103Updated 3 years ago
- ☆40Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- Fearless hardware design☆178Updated last week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- Main page☆128Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- A Hardware Pipeline Description Language☆45Updated last month
- ☆30Updated 2 years ago
- A dependency management tool for hardware projects.☆316Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- CHERI-RISC-V model written in Sail☆64Updated last month