Alternatives and similar repositories for llhd-sim

Users that are interested in llhd-sim are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆260Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆48Updated 3 weeks ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆417Updated 3 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 8 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆142Updated last month
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆175Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆144Updated this week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆85Updated 2 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆160Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆124Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆83Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆159Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆36Updated 3 months ago