fabianschuiki / llhd-simLinks
The LLHD reference simulator.
☆39Updated 5 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆263Updated 4 months ago
- Verilator Porcelain☆49Updated last year
- An HDL embedded in Rust.☆201Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆422Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆97Updated 2 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆69Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Verilog AST☆21Updated last year
- Logic circuit analysis and optimization☆42Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- A SystemVerilog language server based on the Slang library.☆53Updated last week
- Verilog parsing and generator crate.☆21Updated 5 years ago
- ☆104Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- Time-sensitive affine types for predictable hardware generation☆145Updated 2 weeks ago
- ☆40Updated 4 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 7 months ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- Fearless hardware design☆183Updated 2 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 months ago
- A nicer HDL.☆98Updated 8 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 10 months ago
- ☆30Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Main page☆128Updated 5 years ago
- RISCV Core written in Calyx☆17Updated last year
- End-to-end synthesis and P&R toolchain☆90Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Verik toolchain☆44Updated 2 years ago