The LLHD reference simulator.
☆39Aug 26, 2020Updated 5 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Experimental libliftoff-based Wayland compositor☆16Jul 28, 2020Updated 5 years ago
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- A functional scripting language.☆17Jan 18, 2025Updated last year
- ☆21Mar 15, 2016Updated 9 years ago
- An experimental language server for SomewhatML☆24Dec 30, 2022Updated 3 years ago
- A load balanced threadpool.☆31Jun 14, 2022Updated 3 years ago
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Lean 4 as a scripting language in Houdini☆21Mar 13, 2024Updated last year
- bison-like Parser generator & Compiler frontend framework that generate optimised IELR(1)/LALR(1) tables with Deterministic LR and Non-De…☆23Oct 13, 2025Updated 4 months ago
- ☆46Aug 5, 2022Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- An experimental reimplementation of rowan, focused on size efficiency☆25Sep 4, 2020Updated 5 years ago
- The MLPolyR programming language, revived☆25Oct 15, 2020Updated 5 years ago
- Haskell implementation of the KDL Document Language☆28Dec 15, 2025Updated 2 months ago
- Arbitrary precision integers library.☆27Mar 25, 2021Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Chalharu's Fastest Fourier Transform crate for Rust.☆27Feb 8, 2026Updated 3 weeks ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Typed λ-calculus in Rust☆30Jun 27, 2023Updated 2 years ago
- A simple prolog implementation in Rust☆26Nov 14, 2020Updated 5 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- A dependent type system built entirely in Rust's trait system (WIP).☆25Oct 15, 2018Updated 7 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Hardware abstract layer (HAL) `embedded-hal` for RISC-V microcontroller GD32VF103 in Rust. Contributions welcomed!☆64Dec 28, 2021Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Demo project for bluetooth lamp☆13Feb 13, 2026Updated 3 weeks ago
- Fixed point math library for SystemVerilog☆40Nov 14, 2024Updated last year
- Nudging the compiler to auto-vectorize things☆76Aug 27, 2023Updated 2 years ago
- Peripheral access API crate (PAC) for K210 SoC, generated by svd2rust☆30Feb 15, 2024Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago