fabianschuiki / llhd-sim
The LLHD reference simulator.
☆37Updated 4 years ago
Alternatives and similar repositories for llhd-sim:
Users that are interested in llhd-sim are comparing it to the libraries listed below
- A hardware compiler based on LLHD and CIRCT☆256Updated last year
- Verilator Porcelain☆49Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Logic circuit analysis and optimization☆36Updated 5 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆52Updated last week
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆35Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆409Updated 2 years ago
- An HDL embedded in Rust.☆197Updated last year
- Verilog AST☆21Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last week
- ☆40Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆32Updated last week
- Rust RISC-V Virtual Machine☆96Updated 4 months ago
- ☆102Updated 2 years ago
- Main page☆125Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆43Updated 2 months ago
- ☆55Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆78Updated last week
- CHERI-RISC-V model written in Sail☆58Updated last week
- Chisel library for Unum Type-III Posit Arithmetic☆37Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆64Updated this week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆153Updated last week
- high-performance RTL simulator☆154Updated 9 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- 21st century electronic design automation tools, written in Rust.☆28Updated this week
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago