fabianschuiki / llhd-simLinks
The LLHD reference simulator.
☆39Updated 5 years ago
Alternatives and similar repositories for llhd-sim
Users that are interested in llhd-sim are comparing it to the libraries listed below
Sorting:
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Verilator Porcelain☆49Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- An HDL embedded in Rust.☆200Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆90Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Logic circuit analysis and optimization☆42Updated last month
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆65Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Verilog AST☆21Updated last year
- ☆103Updated 3 years ago
- A Hardware Pipeline Description Language☆47Updated 3 months ago
- End-to-end synthesis and P&R toolchain☆89Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Fearless hardware design☆181Updated last month
- A simple digital waveform viewer with vi-like key bindings.☆142Updated 7 months ago
- ☆40Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 3 weeks ago
- Main page☆128Updated 5 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated last month
- A SystemVerilog language server based on the Slang parser and library.☆40Updated last week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 3 weeks ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago