jotego / jt51Links
YM2151 clone in verilog. FPGA proven.
☆82Updated 7 months ago
Alternatives and similar repositories for jt51
Users that are interested in jt51 are comparing it to the libraries listed below
Sorting:
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated last week
- Verilog module compatible with Yamaha OPL chips☆56Updated 7 months ago
- Verilog clone of YM2149☆43Updated 7 months ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆74Updated last year
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆100Updated 5 years ago
- FX68K 68000 cycle accurate SystemVerilog core☆152Updated 4 years ago
- Cycle-Accurate MC6809/E implementation, Verilog☆94Updated 4 years ago
- switchable 68K CPU-Core☆52Updated 5 months ago
- Small microcoded 68000 verilog softcore☆58Updated 6 years ago
- Versatile Embedded Retro Adapter☆125Updated last year
- VHDL implementation of YAMAHA V9938☆31Updated 5 years ago
- A YM2413 clone module written in VHDL.☆27Updated 5 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 7 months ago
- openMSX YM2413 reverse engineering project☆24Updated 5 years ago
- Silicon die analysis of the Yamaha YM2151 FM Synthesis chip☆49Updated 5 years ago
- A hardware arcade video game music player based on the STM32 platform driving a YM2151☆77Updated 3 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆39Updated 9 months ago
- MOS 6581 / 8580 SID FPGA emulation platform☆100Updated 11 months ago
- This repository contains my efforts to create an "idiot proof bare metal m68k cross compiler toolchain of sorts."☆46Updated last month
- FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016)☆76Updated 6 years ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆23Updated last month
- Code to support porting MiST cores to other boards.☆46Updated 4 months ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆41Updated 10 months ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆75Updated 6 years ago
- Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k FPGA☆102Updated 2 weeks ago
- ☆62Updated last month
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆62Updated 5 years ago
- Gate array reverse engineering☆25Updated 4 months ago
- The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. …☆41Updated 11 years ago
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆29Updated 5 months ago