LiteX based FPGA gateware for Thunderscope.
☆31Oct 25, 2026Updated last week
Alternatives and similar repositories for thunderscope_litex
Users that are interested in thunderscope_litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- libsigrok-to-SCPI bridge for use with scopehal. Currently tailored for DSLabs devices.☆20Jul 12, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Test/demo waveform datasets for libscopehal and glscopeclient☆12Oct 5, 2023Updated 3 years ago
- Xilinx ZynQ(R) version of Kasli FPGA controller.☆10Mar 25, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated last year
- ThunderScope GitHub Repo☆1,336Oct 19, 2026Updated 2 weeks ago
- Small footprint and configurable JESD204B/JESD204C core☆61Sep 24, 2026Updated last month
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 10 months ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- ☆16May 19, 2024Updated 2 years ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Siglent SDS1x0xX-E FPGA bitstreams☆49Dec 24, 2024Updated last year
- Mirror of NeTV FPGA Verilog Code☆14Jan 21, 2012Updated 14 years ago
- Hardware and firmware for the DIY SMU project: Source Measure Unit☆17Jul 11, 2021Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Share the schematic and layout (KiCad) for DIY USB2.0 4-PORTS HUB with CH334U☆14Mar 9, 2023Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Arduino style API for GD32 F1, GD32F3, GD32VF1, CH32F1, CH32V30x and STM32F1, FreeRTOS and Cmake build system included. Some rust was add…☆14Oct 25, 2026Updated last week
- Simple Si PIN diode ionising radiation detector☆17Jun 21, 2012Updated 14 years ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆16Mar 26, 2026Updated 7 months ago
- A Raspberry PI HAT for controlling power to your 3D printer☆10Dec 6, 2022Updated 3 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆79Sep 14, 2025Updated last year
- STM32: example of usage of R820T2 tuner☆17Oct 29, 2018Updated 8 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆63Jun 23, 2021Updated 5 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Simple Open PCB Tesla coil☆11Aug 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A tool for creating HDL-Schematics☆10Updated this week
- Awesome projects using the Amaranth HDL☆22Feb 6, 2025Updated last year
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 4 months ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆41Mar 30, 2022Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- openEMS High-level layer☆19Mar 6, 2025Updated last year
- GSI Timing Gateware and Tools☆14Updated this week